



Dot Matrix LCD Driver

Overview

The LC79430D is a large-scale dot matrix LCD common driver LSI. The LC79430D contains an 80-bit bidirectional shift register and is equipped with a 4-level LCD driver. The input/output pins for cascade connection can be used to further increase the ICÕ number of bits. The LC79430D can be used in conjumction with segment driver LC79400D, LC79401D (QFP100D) to drive a wide-screen LCD panel.

Functions and Features

On-chip LCD drive circuit (80 bits)

Display duty selection ranging from 1/64 to 1/256

On-chip input/output pins support further increases in bit number

Supports externally supplied bias voltage

On-chip 80-bit bidirectional shift register (supports 40-bit × 2 division)

Supports single mode (80-bit shift register) and dual mode (40-bit × 2 shift register) applications

$$(1) O1 \rightarrow O80$$

 $(2) O80 \rightarrow O1$ Single mode

(3) O1 \rightarrow O40 and O41 \rightarrow O80 (4) O80 \rightarrow O41 and O40 \rightarrow O1 Single mode

All four of the shift direction selection listed above all supported.


Operating power supply voltage/operating temperature include

 $\begin{array}{c} V_{DD} \ (logic \ section) & :5 \ V - 10\% \ / \ \ 20 \ to \ +75 \ C \\ V_{DD} \ \ V_{EE} \ (LCD \ section) & :12 \ V \ to \ 32 \ V \ / \ \ 20 \ to \ +75 \ C \\ CMOS \ process & & & & & & & & & \\ \end{array}$

Package Dimensions

unit: mm

3180-QFP100D



Specifications

Absolute Maximum Ratings at Ta = 25 C - 2 C, $V_{SS} = 0 \text{ V}$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage (LOGIC)	V _{DD} max		-0.3 to +7.0	V
Maximum supply voltage (LCD)	V _{DD} -V _{EE} max *1		0 to 35	V
Maximum input voltage	V _{IN} max		-0.3 to V _{DD} +0.3	V
Storage temperature range	Tstg		-40 to +125	°C

Note: *1 The following relations between elements should be maintainged: $V_{DD} \ge V1 > V2 > V5 > V_{EE}, V_{DD} - V2 \le 7 \text{ V}, V5 - V_{EE} \le 7 \text{ V}.$

Allowable Operating Ranges at $Ta = 20 \text{ to } +75 \text{ C}, V_{SS} = 0 \text{ V}$

Doromotor	Cumbal	O and distant	Ratings			1.1:4
Parameter	Symbol Conditions		min	typ	max	Unit
Supply voltage (LOGIC)	V _{DD}		4.5	/	5.5	٧
Supply voltage (LCD)	V _{DD} -V _{EE}	*2, *3	12		32	٧
Input high level voltage	V _{IH}	DIO1, DIO80, CP, M, DMIN, MODE, RS/LS, DISP OFF	0.8 V _{DD}			٧
Input low level voltage	V _{IL}	DIO1, DIO80, CP, M, DMIN, MODE, RS/LS, DISP OFF			0.2 V _{DD}	V
CP (Shift clock)	f _{CP}	CP	/ 0		/1/	MHz
CP (Pulse width)	t _{WC}	CP	63			ns
Setup time	t _{SETUP}	$DIO1 \rightarrow CP$, $DIO80 \rightarrow CP$, $DMIN \rightarrow CP$	100			ns
Hold time	t _{HOLD}	$DIO1 \rightarrow CP$, $DIO80 \rightarrow CP$, $DMIN \rightarrow CP$	100			ns
CP rise fall time	t _R	CP			50	ns
	t _F	CP	77		50	ns

Note: *2 The following relations between elements should be maintained: $V_{DD} \ge V1 > V2 > V5 > V_{EE}$. $V_{DD} - V2 \le 7$ V, $V5 - V_{EE} \le 7$ V.

Electrical Characteristics at Ta = 25–2 C, V_{SS} = 0 V, V_{DD} = 5 V –10%

				1			
Parameter		Symbol	Conditions	Ratings			Unit
raiametei		Symbol	Conditions	min	typ	max	Offic
Input high level current		I _{IH}	$V_{\rm IN} = V_{\rm DD}, V_{\rm DD} = 5.5 \text{ V; DIO1, DIO80,}$ CP, M, DMIN, MODE, RS/LS, $\overline{\rm DISP}$ OFF			1	μA
Input low level current		I _{IL}	V _{IN} = V _{SS} , V _{DD} = 5.5 V; DIO1, DIO80, CP, M, DMIN, MODE, RS/LS, DISP OFF	-1			μΑ
Output high level voltage		V _{OH}	$I_{OH} = -0.4 \text{ mA}, V_{DD} = 4.5 \text{ V}; \text{ DIO1, DIO80}$	V _{DD} -0.4			V
Output low level voltage		V _{OL}	I _{OL} = 0.4 mA, V _{DD} = 4.5 V, DIO1, DIO80			0.4	V
Driver on registor		R _{ON} (1)	V _{DD} -V _{EE} = 30 V, V _{DE} -V _O = 0.5 V, V _{DD} = 4.5 V *4; O1 TO 080			1.0	ΚΩ
		R _{ON} (2)	V_{DD} - V_{EE} = 20 V, $ V_{DE}$ - Vo $ $ = 0.5 V, $ V_{DD}$ = 4.5 V *4; O1 TO O80			1.0	ΚΩ
Consumable current (1)	// /	I _{SS}	V_{DD} – V_{EE} = 30 V, CP = 14 kHz, no-load, V_{DD} = 5.5 V; V_{SS}	-		100	μΑ
Consumable current (2)		I _{EE}	V_{DD} – V_{EE} = 30 V, CP = 14 kHz, no-load, V_{DD} = 5.5 V; V_{EE}	-		100	μΑ
Input capacity		CIN	f = 1 MHz; CP		5		pF


Note: *4 $V_{DE} = V1$ or V2 or V5 or V_{EE} , $V1 = V_{DD}$, V2 = 16/17 ($V_{DD} - V_{EE}$), V5 = 1/17 ($V_{DD} - V_{EE}$)

Switching Characteristics at Ta = 25–2 C, V_{SS} = 0 V, V_{DD} = 5 V–10%


	2 1					
Parameter	Symbol	Conditions		Ratings		Unit
Falanicie	Symbol	Conditions	min	typ	max	Offic
Output delay time	t _{PLH}	$C_L = 15 \text{ pF}; CP \rightarrow DIO1, CP \rightarrow DIO80$			250	ns
Output delay time	t _{PHL}	$C_L = 15 \text{ pF}; CP \rightarrow DIO1, CP \rightarrow DIO80$			250	ns

^{*3} When the power supply is turned on, power to the LCD drive is turned on after or simultaneously with the turning on of the logic section's power supply. When the power supply is turned off, the logic power supply is turned off after or at the same time the LCD driver power supply is turned off.

Pin Assignment



Equivalent Circuit Block Diagram



Pin Descriptions

Pin No.	Pin name	Input/Output	Functions		
90	V _{DD}		V _{DD} and V _{SS} : Power supply for logic section		
92	V _{SS}	Power supply			
84	V _{EE}		V _{DD} and V _{EE} : Power supply for LCD drive circuit		
87	V1		Power supply for LCD drive level		
86	V2	Power supply	V1 and V _{EE} : Select level		
85	V5		V2 and V5 : Non-select level		
96	CP	Input	Bidirectional shift register shift clock (triggering on the trailing edge)		
98	DIO1	Input/Output			
82	DIO80	Input/Output	Mode RS/LS Data Transfer Direction DIO1 DIO8 DMIN		
			L L (Shift right) $O1 \rightarrow O80$ IN OUT *		
91	RS/LS	Input	(Single) H (Shift left) O80 → O1 OUT IN *		
95	MODE	Input	$O1 \rightarrow O40$ IN OUT IN		
97	DMIN	Input	H L(Shift right) O41 → O80		
			(Dural)		
			H (Shift left)		
			O40 → O1		
			* Don't care (May be set to either "H" or "L")		
94	М	Input	LCD drive output alternating signal		
89	DISP OFF	Input	O1 to O80 output controlling input pins		
1	O1		LCD drive output		
			As shown in the following table, output levels switch in response to the paticular combination of scan data, M and DISP OFF signals.		
			M Data DISP OFF Output		
		Output	L H V2		
			L H H V _{EE}		
			H L H V5		
			H H V1		
			*		
80	080		* Don't care (May be set to either "H" or "L")		

Common Driver Multi-Unit Connection Circuits.

^{*} Using single mode DMIN input pins are fixed to either ÀHÓor ÀLÓ




Figure 1 Single Mode (Right Directional Shift)




Figure 2 Single Mode (Left Directional Shift)




Figure 3 Dual Mode (Right Directional Shift)





Figure 4 Dual Mode (Left Directional Shift)

Switching Characteristics



- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 1997. Specifications and information herein are subject to change without notice.