:C



200b: x32 LPDDR4X/LPDDR4 SDRAM Features

### LPDDR4X/LPDDR4 SDRAM

#### MT53E4G32D8

#### **Features**

This data sheet is for LPDDR4X and LPDDR4 unified product based on LPDDR4X information. Refer to General LPDDR4 specification at the end of this data sheet.

- Ultra-low-voltage core and I/O power supplies
  - $-V_{DD1} = 1.70-1.95V$ ; 1.80V nominal
  - $-V_{DD2} = 1.06-1.17V$ ; 1.10V nominal
  - $V_{DDQ} = 0.57-0.65V$ ; 0.60V nominal or  $V_{DDO} = 1.06-1.17V$ ; 1.10V nominal
- Frequency range
  - 2133–10 MHz (data rate range per pin: 4266–20 Mb/s)
- 16*n* prefetch DDR architecture
- 8 internal banks per channel for concurrent operation
- Single-data-rate CMD/ADR entry
- Bidirectional/differential data strobe per byte lane
- Programmable READ and WRITE latencies (RL/WL)
- Programmable and on-the-fly burst lengths (BL = 16, 32)
- Directed per-bank refresh for concurrent bank operation and ease of command scheduling
- Up to 4.26 GB/s per die (x8)
- On-chip temperature sensor to control self refresh rate
- Partial-array self refresh (PASR)
- Selectable output drive strength (DS)
- Clock-stop capability
- · RoHS-compliant, "green" packaging
- Programmable V<sub>SS</sub> (ODT) termination
- Single-ended CK and DQS support

#### **Options** Marking Ε • $V_{DD1}/V_{DD2}/V_{DDO}$ : 1.80V/1.10V/0.60V or 1.10V Array configuration 4 Gig x 32 (2 channels x 16 I/O) 4G32 • Device configuration - 4G08 x 8 die in package D8 • FBGA "green" package - 200-ball TFBGA (10mm × 14.5mm, CYØ0.28 SMD) • Speed grade, cycle time -468ps @ RL = 36/40-046 • Operating temperature range −25°C to +85°C WT Revision

#### **Table 1: Key Timing Parameters**


		Data Rate		WRITE Latency		READ L	atency
Speed Grade	Clock Rate (MHz)	per Pin (Mb/s)	Array Configuration	Set A	Set B	DBI Disabled	DBI Enabled
-046	2133	4266	4 Gig x 32	18	34	36	40

- 4G32



#### **Part Number Ordering Information**

**Figure 1: Part Number Chart** 



**Table 2: Part Number List** 

Part Number	Total Density	Data Rate per Pin
MT53E4G32D8CY-046 WT:C	16GB (128Gb)	4266 Mb/s

#### **FBGA Part Marking Decoder**

Due to space limitations, FBGA-packaged components have an abbreviated part marking that is different from the part number. Micron's FBGA part marking decoder is available at www.micron.com/decoder.



#### **Contents**

Important Notes and Warnings	21
Product Specification	
General Description	
General Notes	22
Device Configuration	
Refresh Requirement Parameters	
Package Block Diagrams	
Ball Assignments and Descriptions	
Package Dimensions	
Product Specific Mode Register definition	
I <sub>DD</sub> Parameters	
General LPDDR4X Specification	
Functional Description	
SDRAM Addressing	
Simplified Bus Interface State Diagram	
Power-Up and Initialization	
Voltage Ramp	
Reset Initialization with Stable Power	
Power-Off Sequence	
Controlled Power-Off	
Uncontrolled Power-Off	
Mode Registers	
Mode Register Assignments and Definitions	41
Commands and Timing	
Truth Tables	
ACTIVATE Command	
Read and Write Access Modes	
Preamble and Postamble	
Burst READ Operation	
Read Timing	
<sup>t</sup> LZ(DQS), <sup>t</sup> LZ(DQ), <sup>t</sup> HZ(DQS), <sup>t</sup> HZ(DQ) Calculation	
<sup>t</sup> LZ(DQS) and <sup>t</sup> HZ(DQS) Calculation for ATE (Automatic Test Equipment)	
<sup>t</sup> LZ(DQ) and <sup>t</sup> HZ(DQ) Calculation for ATE (Automatic Test Equipment)	
Burst WRITE Operation	
Write Timing	
<sup>t</sup> WPRE Calculation for ATE (Automatic Test Equipment)	
<sup>t</sup> WPST Calculation for ATE (Automatic Test Equipment)	
MASK WRITE Operation	87
Mask Write Timing Constraints for BL16	
Data Mask and Data Bus Inversion (DBI [DC]) Function	
WRITE and MASKED WRITE Operation DQS Control (WDQS Control)	95
WDQS Control Mode 1 - Read-Based Control	95
WDQS Control Mode 2 - WDQS_On/Off	95
Preamble and Postamble Behavior	
Preamble, Postamble Behavior in READ-to-READ Operations	
READ-to-READ Operations – Seamless	
READ-to-READ Operations – Consecutive	
WRITE-to-WRITE Operations – Seamless	108
WRITE-to-WRITE Operations – Consecutive	111
PRECHARGE Operation	115



Burst READ Operation Followed by Precharge	115
Burst WRITE Followed by Precharge	
Auto Precharge	
Burst READ With Auto Precharge	117
Burst WRITE With Auto Precharge	
RAS Lock Function	122
Delay Time From WRITE-to-READ with Auto Precharge	123
REFRESH Command	124
Burst READ Operation Followed by Per-Bank Refresh	130
Refresh Requirement	131
Refresh Management Command	132
Refresh Management Command Definition	132
Refresh Management Operation Examples	134
SELF REFRESH Operation	135
Self Refresh Entry and Exit	135
Power-Down Entry and Exit During Self Refresh	136
Command Input Timing After Power-Down Exit	137
Self Refresh Abort	
MRR, MRW, MPC Commands During <sup>t</sup> XSR, <sup>t</sup> RFC	138
Power-Down Mode	141
Power-Down Entry and Exit	141
Input Clock Stop and Frequency Change	151
Clock Frequency Change – CKE LOW	151
Clock Stop – CKE LOW	
Clock Frequency Change – CKE HIGH	151
Clock Stop – CKE HIGH	152
MODE REGISTER READ Operation	
MRR After a READ and WRITE Command	154
MRR After Power-Down Exit	156
MODE REGISTER WRITE	
Mode Register Write States	
V <sub>REF</sub> Current Generator (VRCG)	
V <sub>REF</sub> Training	
V <sub>REF(CA)</sub> Training	
V <sub>REF(DQ)</sub> Training	
Command Bus Training	
Command Bus Training Mode	171
Training Sequence for Single-Rank Systems	172
Training Sequence for Multiple-Rank Systems	
Relation Between CA Input Pin and DQ Output Pin	
Write Leveling	178
Mode Register Write-WR Leveling Mode	
Write Leveling Procedure	
Input Clock Frequency Stop and Change	
MULTIPURPOSE Operation	
Read DQ Calibration Training	187
Read DQ Calibration Training Procedure	187
Read DQ Calibration Training Example	
MPC[READ DQ CALIBRATION] After Power-Down Exit	
Write Training	
Internal Interval Timer	
DQS Interval Oscillator Matching Error	198



OSC Count Readout Time	199
Thermal Offset	
Temperature Sensor	
ZQ Calibration	
ZQCAL Reset	
Multichannel Considerations	
ZQ External Resistor, Tolerance, and Capacitive Loading	
Frequency Set Points	
Frequency Set Point Update Timing	
Pull-Up and Pull-Down Characteristics and Calibration	
On-Die Termination for the Command/Address Bus	
ODT Mode Register and ODT State Table	
ODT Mode Register and ODT Characteristics	
ODT for CA Update Time	
DQ On-Die Termination	
Output Driver and Termination Register Temperature and Voltage Sensitivity	
ODT Mode Register	
Asynchronous ODT	
DQ ODT During Power-Down and Self Refresh Modes	
ODT During Write Leveling Mode	
Target Row Refresh Mode	
TRR Mode Operation	
Post-Package Repair	
Failed Row Address Repair	
Read Preamble Training	
Electrical Specifications	
Absolute Maximum Ratings	
AC and DC Operating Conditions	
AC and DC Input Measurement Levels	
Input Levels for CKE	
Input Levels for RESET_n	
Differential Input Voltage for CK	
Peak Voltage Calculation Method	
Single-Ended Input Voltage for Clock	
Differential Input Slew Rate Definition for Clock	
Differential Input Cross-Point Voltage	
Differential Input Voltage for DQS	
Peak Voltage Calculation Method	230
Single-Ended Input Voltage for DQS	
Differential Input Slew Rate Definition for DQS	
Differential Input Cross-Point Voltage	
Input Levels for ODT_CA	
Output Slew Rate and Overshoot/Undershoot specifications	
Single-Ended Output Slew Rate	
Differential Output Slew Rate	
Overshoot and Undershoot Specifications	
Driver Output Timing Reference Load	
LVSTL I/O System	
Input/Output Capacitance	
I <sub>DD</sub> Specification Parameters and Test Conditions	
I <sub>DD</sub> Specifications	
AC Timing	



CA Rx Voltage and Timing	
DQ Tx Voltage and Timing	
DRAM Data Timing	
DQ Rx Voltage and Timing	
Clock Specification	
<sup>t</sup> CK(abs), <sup>t</sup> CH(abs), and <sup>t</sup> CL(abs)	
Clock Period Jitter	
Clock Period Jitter Effects on Core Timing Parameters	
Cycle Time Derating for Core Timing Parameters	
Clock Cycle Derating for Core Timing Parameters	275
Clock Jitter Effects on Command/Address Timing Parameters	
Clock Jitter Effects on READ Timing Parameters	
Clock Jitter Effects on WRITE Timing Parameters	
General LPDDR4 Specification	
Functional Description	
Power-Up and Initialization	
Voltage Ramp	
Reset Initialization with Stable Power	
Product Specific Mode Register definition	
Mode Registers	281
Mode Register Assignments and Definitions	
Burst READ Operation	
Read Timing	
<sup>t</sup> LZ(DQS), <sup>t</sup> LZ(DQ), <sup>t</sup> HZ(DQS), <sup>t</sup> HZ(DQ) Calculation	
<sup>t</sup> LZ(DQS) and <sup>t</sup> HZ(DQS) Calculation for ATE (Automatic Test Equipment)	313
<sup>t</sup> LZ(DQ) and <sup>t</sup> HZ(DQ) Calculation for ATE (Automatic Test Equipment)	
V <sub>REF</sub> Training	
V <sub>REF(CA)</sub> Training	
V <sub>REF(DQ)</sub> Training	
Pull-Up and Pull-Down Characteristics and Calibration	
On-Die Termination for the Command/Address Bus	
ODT Mode Register and ODT State Table	
ODT Mode Register and ODT Characteristics	
ODT for CA Update Time	
DQ On-Die Termination	
Output Driver and Termination Register Temperature and Voltage Sensitivity	
ODT Mode Register	
Asynchronous ODT	
DQ ODT During Power-Down and Self Refresh Modes	
ODT During Write Leveling Mode	
AC and DC Operating Conditions	
Output Slew Rate and Overshoot/Undershoot specifications	
Single-Ended Output Slew Rate	
Differential Output Slew Rate	
Overshoot and Undershoot Specifications	
Driver Output Timing Reference Load	
LVSTL I/O System	
I <sub>DD</sub> Specification Parameters and Test Conditions	
I <sub>DD</sub> Specifications	
I <sub>DD</sub> Parameters	
Byte Mode	
SDRAM Addressing (Byte Mode)	362



Mode Register	364
Mode Register Assignments and Definitions	364
Command Bus Training	
Training Mode 1	
Training Sequence of Mode 1 for Single-Rank Systems	
Training Sequence of Mode 1 for Multi-Rank Systems	
Relation Between the CA Input Pin and the DQ Output Pin for Mode 1	376
Timing for CA Training Mode 1	377
Training Mode 2	
Training Sequence of Mode 2 for Single Rank Systems	
Training Sequence of Mode 2 for Multi-Rank Systems	
Relation Between CA Input Pin and DQ Output Pin for Mode 2	
Timing Diagram for Mode 2	382
Read DQ Calibration Training	
Read DQ Calibration Training Procedure	387
Read DQ Calibration Training Example	388
AC Timing	390
Revision History	393
Rev. A – 04/2021	393



#### **List of Figures**

	<del>-</del>	
	Part Number Chart	
	Eight-Die, Dual-Channel, Dual-Rank Package Block Diagram	
	200-Ball Dual-Channel, Dual-Rank Discrete FBGA	
-	200-Ball TFBGA – 10mm x 14.5mm x 1.1mm (Package Code: CY)	
	Simplified State Diagram	
0	Simplified State Diagram	
	Voltage Ramp and Initialization Sequence	
	ACTIVATE Command	
	<sup>†</sup> FAW Timing	
	DQS Read Preamble and Postamble – Toggling Preamble and 0.5 nCK Postamble	
	DQS Read Preamble and Postamble – Static Preamble and 1.5 <i>n</i> CK Postamble	
	DQS Write Preamble and Postamble – 0.5 nCK Postamble	
	DQS Write Preamble and Postamble – 1.5 nCK Postamble	
	Burst Read Timing	
Figure 15:	Burst Read Followed by Burst Write or Burst Mask Write	. 77
Figure 16:	Seamless Burst Read	. 77
	Read Timing	
	<sup>t</sup> LZ(DQS) Method for Calculating Transitions and Endpoint	
Figure 19:	<sup>t</sup> HZ(DQS) Method for Calculating Transitions and Endpoint	. 79
Figure 20:	<sup>t</sup> LZ(DQ) Method for Calculating Transitions and Endpoint	. 80
Figure 21:	tHZ(DQ) Method for Calculating Transitions and Endpoint	. 81
Figure 22:	Burst WRITE Operation	. 83
Figure 23:	Burst Write Followed by Burst Read	. 84
Figure 24:	Write Timing	. 85
Figure 25:	Method for Calculating tWPRE Transitions and Endpoints	. 86
Figure 26:	Method for Calculating <sup>t</sup> WPST Transitions and Endpoints	. 86
	MASK WRITE Command – Same Bank	
Figure 28:	MASK WRITE Command – Different Bank	. 88
Figure 29:	MASKED WRITE Command with Write DBI Enabled; DM Enabled	. 93
	WRITE Command with Write DBI Enabled; DM Disabled	
-	WDQS Control Mode 1	
	Burst WRITE Operation	
	Burst READ Followed by Burst WRITE or Burst MASKED WRITE (ODT Disable)	
	Burst READ Followed by Burst WRITE or Burst MASKED WRITE (ODT Enable)	
	READ Operations: <sup>t</sup> CCD = MIN, Preamble = Toggle, 1.5 <i>n</i> CK Postamble	
	Seamless READ: <sup>t</sup> CCD = MIN + 1, Preamble = Toggle, 1.5 <i>n</i> CK Postamble	
	Consecutive READ: <sup>t</sup> CCD = MIN + 1, Preamble = Toggle, 0.5 <i>n</i> CK Postamble	
	Consecutive READ: <sup>t</sup> CCD = MIN + 1, Preamble = Static, 1.5 <i>n</i> CK Postamble	
	Consecutive READ: <sup>t</sup> CCD = MIN + 1, Preamble = Static, 0.5 <i>n</i> CK Postamble	
	Consecutive READ: <sup>t</sup> CCD = MIN + 2, Preamble = Toggle, 1.5 <i>n</i> CK Postamble	
Figure 41:	Consecutive READ: <sup>t</sup> CCD = MIN + 2, Preamble = Toggle, 0.5 nCK Postamble	104
	Consecutive READ: ${}^{t}CCD = MIN + 2$ , Preamble = Static, 1.5 $nCK$ Postamble	
	Consecutive READ: <sup>t</sup> CCD = MIN + 2, Preamble = Static, 0.5 <i>n</i> CK Postamble	
	Consecutive READ: <sup>t</sup> CCD = MIN + 3, Preamble = Toggle, 1.5 <i>n</i> CK Postamble	
	Consecutive READ: ${}^{t}CCD = MIN + 3$ , Preamble = Toggle, 0.5 $nCK$ Postamble	
	Consecutive READ: ${}^{t}CCD = MIN + 3$ , Preamble = Static, 1.5 $nCK$ Postamble	
	Consecutive READ: ${}^{t}CCD = MIN + 3$ , Preamble = Static, 0.5 $nCK$ Postamble	
	Seamless WRITE: <sup>t</sup> CCD = MIN, 0.5 <i>n</i> CK Postamble	
	Seamless WRITE: ${}^{t}CCD = MIN$ , 1.5 $nCK$ Postamble, 533 MHz < Clock Frequency $\leq$ 800 MHz, ODT	
~	iming Case	109



Figure 50:	Seamless WRITE: <sup>t</sup> CCD = MIN, 1.5 <i>n</i> CK Postamble	110
Figure 51:	Consecutive WRITE: <sup>t</sup> CCD = MIN + 1, 0.5 <i>n</i> CK Postamble	111
Figure 52:	Consecutive WRITE: <sup>t</sup> CCD = MIN + 1, 1.5 <i>n</i> CK Postamble	111
Figure 53:	Consecutive WRITE: <sup>t</sup> CCD = MIN + 2, 0.5 <i>n</i> CK Postamble	112
Figure 54:	Consecutive WRITE: <sup>t</sup> CCD = MIN + 2, 1.5 <i>n</i> CK Postamble	112
Figure 55:	Consecutive WRITE: <sup>t</sup> CCD = MIN + 3, 0.5 <i>n</i> CK Postamble	113
Figure 56:	Consecutive WRITE: <sup>t</sup> CCD = MIN + 3, 1.5 <i>n</i> CK Postamble	114
Figure 57:	Consecutive WRITE: <sup>t</sup> CCD = MIN + 4, 1.5 <i>n</i> CK Postamble	114
Figure 58:	Burst READ Followed by Precharge – BL16, Toggling Preamble, 0.5 nCK Postamble	116
	Burst READ Followed by Precharge – BL32, 2 <sup>t</sup> CK, 0.5 <i>n</i> CK Postamble	
Figure 60:	Burst WRITE Followed by PRECHARGE – BL16, 2 <i>n</i> CK Preamble, 0.5 <i>n</i> CK Postamble	117
	Burst READ With Auto Precharge – BL16, Non-Toggling Preamble, 0.5 nCK Postamble	
Figure 62:	Burst READ With Auto Precharge – BL32, Toggling Preamble, 1.5 nCK Postamble	118
Figure 63:	Burst WRITE With Auto Precharge – BL16, 2 nCK Preamble, 0.5nCK Postamble	119
Figure 64:	Command Input Timing with RAS Lock	123
Figure 65:	Delay Time From WRITE-to-READ with Auto Precharge	123
	All-Bank REFRESH Operation	
Figure 67:	Per-Bank REFRESH Operation	127
Figure 68:	Postponing REFRESH Commands (Example)	129
Figure 69:	Pulling in REFRESH Commands (Example)	129
Figure 70:	Burst READ Operation Followed by Per-Bank Refresh	130
Figure 71:	Burst READ With AUTO PRECHARGE Operation Followed by Per-Bank Refresh	131
Figure 72:	Self Refresh Entry/Exit Timing	136
Figure 73:	Self Refresh Entry/Exit Timing with Power-Down Entry/Exit	137
Figure 74:	Command Input Timings after Power-Down Exit During Self Refresh	138
Figure 75:	MRR, MRW, and MPC Commands Issuing Timing During <sup>t</sup> XSR	139
	MRR, MRW, and MPC Commands Issuing Timing During <sup>t</sup> RFC	
Figure 77:	Basic Power-Down Entry and Exit Timing	142
Figure 78:	Read and Read with Auto Precharge to Power-Down Entry	143
Figure 79:	Write and Mask Write to Power-Down Entry	144
Figure 80:	Write With Auto Precharge and Mask Write With Auto Precharge to Power-Down Entry	145
	Refresh Entry to Power-Down Entry	
Figure 82:	ACTIVATE Command to Power-Down Entry	146
Figure 83:	PRECHARGE Command to Power-Down Entry	147
Figure 84:	Mode Register Read to Power-Down Entry	148
	Mode Register Write to Power-Down Entry	
Figure 86:	MULTI PURPOSE Command for ZQCAL Start to Power-Down Entry	150
Figure 87:	MODE REGISTER READ Operation	154
Figure 88:	READ-to-MRR Timing	155
	WRITE-to-MRR Timing	
Figure 90:	MRR Following Power-Down	157
Figure 91:	MODE REGISTER WRITE Timing	157
Figure 92:	VRCG Enable Timing	160
	VRCG Disable Timing	
Figure 94:	$V_{REF}$ Operating Range ( $V_{REF,max}$ , $V_{REF,min}$ )	161
Figure 95:	V <sub>REF</sub> Set-Point Tolerance and Step Size	162
Figure 96:	<sup>t</sup> V <sub>ref</sub> for Short, Middle, and Long Timing Diagram	163
Figure 97:	V <sub>REF(CA)</sub> Single-Step Increment	163
Figure 98:	V <sub>REF(CA)</sub> Single-Step Decrement	164
Figure 99:	$V_{REF,(CA)}$ Full Step from $V_{REF,min}$ to $V_{REF,max}$	164
Figure 100	: $V_{REF(CA)}$ Full Step from $V_{REF,max}$ to $V_{REF,min}$	164
	: V <sub>REF</sub> Operating Range (V <sub>REEmax</sub> , V <sub>REEmin</sub> )	



	V <sub>REF</sub> Set Tolerance and Step Size	
Figure 103:	V <sub>REF(DQ)</sub> Transition Time for Short, Middle, or Long Changes	168
	V <sub>REF(DQ)</sub> Single-Step Size Increment	
Figure 105:	V <sub>REF(DQ)</sub> Single-Step Size Decrement	169
Figure 106:	$V_{REF(DQ)}$ Full Step from $V_{REF,min}$ to $V_{REF,max}$	169
Figure 107:	$V_{REF(DQ)}$ Full Step from $V_{REF,max}$ to $V_{REF,min}$	169
	Command Bus Training Mode Entry – CA Training Pattern I/O with V <sub>REF(CA)</sub> Value Update	
Figure 109:	Consecutive V <sub>REF(CA)</sub> Value Update	175
Figure 110:	Command Bus Training Mode Exit with Valid Command	176
Figure 111:	Command Bus Training Mode Exit with Power-Down Entry	177
Figure 112:	Write Leveling Timing – <sup>t</sup> DQSL(MAX)	179
Figure 113:	Write Leveling Timing – <sup>t</sup> DQSL(MIN)	179
Figure 114:	Clock Stop and Timing During Write Leveling	180
Figure 115:	DQS_t/DQS_c to CK_t/CK_c Timings at the Pins Referenced from the Internal Latch	181
	WRITE-FIFO – ${}^{t}$ WPRE = $2n$ CK, ${}^{t}$ WPST = $0.5n$ CK	
Figure 117:	READ-FIFO – ${}^{t}WPRE = 2nCK$ , ${}^{t}WPST = 0.5nCK$ , ${}^{t}RPRE = Toggling$ , ${}^{t}RPST = 1.5nCK$	184
	READ-FIFO – ${}^{t}$ RPRE = Toggling, ${}^{t}$ RPST = 1.5 $n$ CK	
	Read DQ Calibration Training Timing: Read-to-Read DQ Calibration	
Figure 120:	Read DQ Calibration Training Timing: Read DQ Calibration to Read DQ Calibration/Read	188
	MPC[READ DQ CALIBRATION] Following Power-Down State	
	WRITE-to-MPC[WRITE-FIFO] Operation Timing	
	MPC[WRITE-FIFO]-to-MPC[READ-FIFO] Timing	
•	MPC[READ-FIFO] to Read Timing	
	MPC[WRITE-FIFO] with DQ ODT Timing	
	Power-Down Exit to MPC[WRITE-FIFO] Timing	
	Interval Oscillator Offset – OSC <sub>offset</sub>	
	In Case of DQS Interval Oscillator is Stopped by MPC Command	
	In Case of DQS Interval Oscillator is Stopped by DQS Interval Timer	
	Temperature Sensor Timing	
	ZQCAL Timing	
	Frequency Set Point Switching Timing	
	Training for Two Frequency Set Points	
	Example of Switching Between Two Trained Frequency Set Points	
	Example of Switching to a Third Trained Frequency Set Point	
	ODT for CA	
	ODT for CA Setting Update Timing in 4-Clock Cycle Command	
	Functional Representation of DQ ODT	
Figure 139:	Asynchronous ODTon/ODToff Timing	217
	Target Row Refresh Mode	
Figure 141:	Post-Package Repair Timing	221
	Read Preamble Training	
	Input Timing Definition for CKE	
	Input Timing Definition for RESET_n	
Figure 145:	CK Differential Input Voltage	226
Figure 146:	Definition of Differential Clock Peak Voltage	227
	Clock Single-Ended Input Voltage	
	Differential Input Slew Rate Definition for CK_t, CK_c	
	V <sub>ix</sub> Definition (Clock)	
	DQS Differential Input Voltage	
	Definition of Differential DQS Peak Voltage	
Figure 152:	DQS Single-Ended Input Voltage	231
	Differential Input Slew Rate Definition for DQS_t, DQS_c	



Figure 154:	V <sub>ix</sub> Definition (DQS)	233
	Single-Ended Output Slew Rate Definition	
Figure 156:	Differential Output Slew Rate Definition	235
Figure 157:	Overshoot and Undershoot Definition	236
Figure 158:	Driver Output Timing Reference Load	237
Figure 159:	LVSTL I/O Cell	237
Figure 160:	Pull-Up Calibration	238
Figure 161:	<sup>t</sup> CMDCKE Timing	261
	<sup>t</sup> ESCKE Timing	
	CA Receiver (Rx) Mask	
	Across Pin V <sub>REF (CA)</sub> Voltage Variation	
	CA Timings at the DRAM Pins	
	CA <sup>t</sup> cIPW and SRIN_cIVW Definition (for Each Input Pulse)	
	CAV <sub>IHL_AC</sub> Definition (for Each Input Pulse)	
	Read Data Timing Definitions – <sup>t</sup> QH and <sup>t</sup> DQSQ Across DQ Signals per DQS Group	
	DQ Receiver (Rx) Mask	
	Across Pin V <sub>REF</sub> DQ Voltage Variation	
	DQ-to-DQS <sup>t</sup> DQS2DQ and <sup>t</sup> DQDQ	
	DQ <sup>t</sup> DIPW and SRIN_dIVW Definition for Each Input Pulse	
	DQ V <sub>IHL(AC)</sub> Definition (for Each Input Pulse)	
	Voltage Ramp and Initialization Sequence	
	Burst Read Timing	
	Burst Read Followed by Burst Write or Burst Mask Write	
0	Seamless Burst Read	
	Read Timing	
	<sup>t</sup> LZ(DQS) Method for Calculating Transitions and Endpoint	
	tHZ(DQS) Method for Calculating Transitions and Endpoint	
	<sup>t</sup> LZ(DQ) Method for Calculating Transitions and Endpoint	
	tHZ(DQ) Method for Calculating Transitions and Endpoint	
	$V_{REF}$ Operating Range ( $V_{REE,max}$ , $V_{REE,min}$ )	
	V <sub>REF</sub> Set-Point Tolerance and Step Size	
	<sup>t</sup> V <sub>ref</sub> for Short, Middle, and Long Timing Diagram	
	V <sub>REF(CA)</sub> Single-Step Increment	
	V <sub>REF(CA)</sub> Single-Step Decrement	
	$V_{REF(CA)}$ Full Step from $V_{REE,min}$ to $V_{REE,max}$	
	$V_{REF(CA)}$ Full Step from $V_{REF,max}$ to $V_{REF,min}$	
	V <sub>REF</sub> Operating Range (V <sub>REE,max</sub> , V <sub>REE,min</sub> )	
0	V <sub>REF</sub> Set Tolerance and Step Size	
	V <sub>REF(DQ)</sub> Transition Time for Short, Middle, or Long Changes	
	V <sub>REF(DQ)</sub> Single-Step Size Increment	
	V <sub>REF(DQ)</sub> Single-Step Size Decrement	
Figure 195:	$V_{REF(DQ)}$ Full Step from $V_{REF,min}$ to $V_{REF,max}$	324
Figure 196:	$V_{REF,(DQ)}$ Full Step from $V_{REF,max}$ to $V_{REF,min}$	324
	ODT for CA	
	ODT for CA Setting Update Timing in 4-Clock Cycle Command	
	Functional Representation of DQ ODT	
	Asynchronous ODTon/ODToff Timing	
	Single-Ended Output Slew Rate Definition	
	Differential Output Slew Rate Definition	
	Overshoot and Undershoot Definition	
-	Driver Output Timing Reference Load	
rigure 205:	LVSTL I/O Cell	340



Figure 206:	Pull-Up Calibration	341
Figure 207:	Entering CBT Mode and CA Training Pattern (Input and Output)	377
Figure 208:	Exiting CBT Mode with Valid Command	378
Figure 209:	Exiting CBT Mode with Power Down Entry	379
Figure 210:	Entering Command Bus Training Mode and CA Training Pattern Input with V <sub>REF(CA)</sub> Value Update	.383
Figure 211:	CA Pattern Input/Output to V <sub>REF</sub> Setting Input	384
Figure 212:	Consecutive CA Training Pattern Input/Output	385
Figure 213:	Exiting Command Bus Training Mode	386
Figure 214:	DQS ODT Timing during Command Bus Training Mode 2	387
	Read DQ Calibration Training Timing	



#### **List of Tables**

Table 1:	Key Timing Parameters	. 1
Table 2:	Part Number List	. 2
Table 3:	Device Configuration	23
Table 4:	Refresh Requirement Parameters – 16Gb per Channel	23
Table 5:	Ball/Pad Descriptions	27
Table 6:	Mode Register Contents	29
Table 7:	I <sub>DD</sub> Parameters – Single Die (16Gb Single-Channel Die)	30
Table 8:	I <sub>DD6</sub> Full-Array Self Refresh Current – Single Die (16Gb Single-Channel Die)	31
	SDRAM Addressing – Dual-Channel Die	
	SDRAM Addressing – Single-Channel Die	
	Mode Register Default Settings	
	Voltage Ramp Conditions	
	Initialization Timing Parameters	
	Reset Timing Parameter	
	Power Supply Conditions	
	Power-Off Timing	
	Mode Register Assignments	
	MR0 Device Feature 0 (MA[5:0] = 00h)	
	MR0 Op-Code Bit Definitions	
	MR1 Device Feature 1 (MA[5:0] = 01h)	
	MR1 Op-Code Bit Definitions	
	Burst Sequence for Read	
	Burst Sequence for Write	
	MR2 Device Feature 2 (MA[5:0] = 02h)	
	MR2 Op-Code Bit Definitions	
	Frequency Ranges for RL, WL, nWR, and nRTP Settings	
	MR3 I/O Configuration 1 (MA[5:0] = 03h)	
	MR3 Op-Code Bit Definitions	
	MR4 Device Temperature (MA[5:0] = 04h)	
	MR4 Op-Code Bit Definitions	
	MR5 Basic Configuration 1 (MA[5:0] = 05h)	
Table 32:	MR5 Op-Code Bit Definitions	51
	MR6 Basic Configuration 2 (MA[5:0] = 06h)	
Table 34:	MR6 Op-Code Bit Definitions	51
	MR7 Basic Configuration 3 (MA[5:0] = 07h)	
Table 36:	MR7 Op-Code Bit Definitions	51
	MR8 Basic Configuration 4 (MA[5:0] = 08h)	
	MR8 Op-Code Bit Definitions	
	MR9 Test Mode (MA[5:0] = 09h)	
	MR9 Op-Code Definitions	
	MR10 Calibration (MA[5:0] = 0Ah)	
	MR10 Op-Code Bit Definitions	
Table 43:	MR11 ODT Control (MA[5:0] = 0Bh)	53
	MR11 Op-Code Bit Definitions	
	MR12 Register Information (MA[5:0] = 0Ch)	
	MR12 Op-Code Bit Definitions	
	MR13 Register Control (MA[5:0] = 0Dh)	
	MR13 Op-Code Bit Definition	
	Mode Register 14 (MA[5:0] = 0Eh)	
		56



Table 51:	V <sub>REF</sub> Setting for Range[0] and Range[1]	57
Table 52:	MR15 Register Information (MA[5:0] = 0Fh)	58
	MR15 Op-code Bit Definition	
	MR15 Invert Register Pin Mapping	
	MR16 PASR Bank Mask (MA[5:0] = 010h)	
	MR16 Op-Code Bit Definitions	
Table 57:	MR17 PASR Segment Mask (MA[5:0] = 11h)	59
	MR17 PASR Segment Mask Definitions	
	MR17 PASR Segment Mask	
Table 60:	MR18 Register Information (MA[5:0] = 12h)	60
	MR18 LSB DQS Oscillator Count	
	MR19 Register Information (MA[5:0] = 13h)	
	MR19 DQS Oscillator Count	
	MR20 Register Information (MA[5:0] = 14h)	
	MR20 Register Information	
	MR20 Invert Register Pin Mapping	
Table 67:	MR21 Register Information (MA[5:0] = 15h)	61
	MR22 Register Information (MA[5:0] = 16h)	
	MR22 Register Information	
	MR23 Register Information (MA[5:0] = 17h)	
	MR23 Register Information	
	MR24 Register Information (MA[5:0] = 18h) when MR0 OP[2] = 0b	
	MR24 Register Information when MR0 OP[2] = 0b	
	MR24 Register Information (MA[5:0] = 18h) when MR0 OP[2] = 1b	
	MR24 Register Information when MR0 OP[2] = 1b	
	MR25 Register Information (MA[5:0] = 19h)	
	MR25 Register Information	
Table 78:	MR26:29 Register Information (MA[5:0] = 1Ah–1Dh)	65
	MR30 Register Information (MA[5:0] = 1Eh)	
	MR30 Register Information	
	MR31 Register Information (MA[5:0] = 1Fh)	
	MR32 Register Information (MA[5:0] = 20h)	
	MR32 Register Information	
	MR33:35 Register Information (MA[5:0] = 21h–23h)	
	MR36 Register Information (MA[5:0] = 24h)	
Table 86:	MR36 Register Information	66
Table 87:	MR37:38 Register Information (MA[5:0] = 25h–26h)	67
Table 88:	MR39 Register Information (MA[5:0] = 27h)	67
	MR39 Register Information	
Table 90:	MR40 Register Information (MA[5:0] = 28h)	67
Table 91:	MR40 Register Information	67
Table 92:	MR41:47 Register Information (MA[5:0] = 29h–2Fh)	68
Table 93:	MR48:63 Register Information (MA[5:0] = 30h–3Fh)	68
Table 94:	Command Truth Table	68
Table 95:	Reference Voltage for <sup>t</sup> LZ(DQS), <sup>t</sup> HZ(DQS) Timing Measurements	80
Table 96:	Reference Voltage for <sup>t</sup> LZ(DQ), <sup>t</sup> HZ(DQ) Timing Measurements	81
Table 97:	Method for Calculating <sup>t</sup> WPRE Transitions and Endpoints	86
	Reference Voltage for <sup>t</sup> WPST Timing Measurements	
	Same Bank (ODT Disabled)	
Table 100	: Different Bank (ODT Disabled)	89
	: Same Bank (ODT Enabled)	
Table 102	: Different Bank (ODT Enabled)	90



	Function Behavior of DMI Signal During WRITE, MASKED WRITE, and READ Operations	
	WDQS_On/WDQS_Off Definition	
	WDQS_On/WDQS_Off Allowable Variation Range	
	DQS Turn-Around Parameter	
Table 107:	Precharge Bank Selection	115
	Timing Between Commands (PRECHARGE and AUTO PRECHARGE): DQ ODT is Disable	
	Timing Between Commands (PRECHARGE and AUTO PRECHARGE): DQ ODT is Enable	
	Bank and Refresh Counter Increment Behavior	
	REFRESH Command Timing Constraints	
	Legacy REFRESH Command Timing Constraints	
	Modified REFRESH Command Timing Constraints	
	Refresh Requirement Parameters	
	REFRESH Command With RFM	
	Refresh Management Parameters	
	RFM Operation Example (One Bank)	
	MRR	
	Truth Table for MRR and MRW	
	MRR/MRW Timing Constraints: DQ ODT is Disable	
	MRR/MRW Timing Constraints: DQ ODT is Enable	
	VRCG Enable/Disable Timing	
Table 123:	Internal V <sub>REF(CA)</sub> Specifications	165
Table 124:	Internal V <sub>REF(DQ)</sub> Specifications	170
Table 125:	Mapping MR12 Op Code and DQ Numbers	172
Table 126:	Mapping CA Input Pin and DQ Output Pin	174
Table 127:	Write Leveling Timing Parameters	180
	Write Leveling Setup and Hold Timing	
Table 129:	MPC Command Definition	182
Table 130:	MPC Commands	183
Table 131:	Timing Constraints for Training Commands	185
Table 132:	Invert Mask Assignments	187
Table 133:	Read DQ Calibration Bit Ordering and Inversion Example	189
Table 134:	MR Setting vs. DMI Status	190
Table 135:	MPC[WRITE-FIFO] AC Timing	196
Table 136:	DQS Oscillator Matching Error Specification	198
Table 137:	DQS Interval Oscillator AC Timing	200
Table 138:	Temperature Sensor	202
	ZQ Calibration Parameters	
Table 140:	Mode Register Function With Two Physical Registers	205
Table 141:	Relation Between MR Setting and DRAM Operation	206
Table 142:	Frequency Set Point AC Timing	207
Table 143:	<sup>t</sup> FC Value Mapping	207
	<sup>t</sup> FC Value Mapping: Example	
Table 145:	Pull-Down Driver Characteristics – ZQ Calibration	210
Table 146:	Pull-Up Characteristics – ZQ Calibration	210
	Valid Calibration Points	
	Command Bus ODT State	
	ODT DC Electrical Characteristics for Command/Address Bus	
	ODT DC Electrical Characteristics for DQ Bus	
	Output Driver and Termination Register Sensitivity Definition	
	Output Driver and Termination Register Temperature and Voltage Sensitivity	
	ODTL <sub>ON</sub> and ODTL <sub>OFF</sub> Latency Values	
	Termination State in Write Leveling Mode	



Table 155:	Post-Package Repair Timing Parameters	. 221
Table 156:	Absolute Maximum DC Ratings	. 223
Table 157:	Recommended DC Operating Conditions	. 223
Table 158:	Input Leakage Current	. 223
Table 159:	Input/Output Leakage Current	. 224
Table 160:	Operating Temperature Range	. 224
Table 161:	Input Levels	. 225
Table 162:	Input Levels	. 225
Table 163:	CK Differential Input Voltage	. 226
Table 164:	Clock Single-Ended Input Voltage	. 228
Table 165:	Differential Input Slew Rate Definition for CK_t, CK_c	. 228
	Differential Input Level for CK_t, CK_c	
Table 167:	Differential Input Slew Rate for CK_t, CK_c	. 229
Table 168:	Cross-Point Voltage for Differential Input Signals (Clock)	. 230
	DQS Differential Input Voltage	
	DQS Single-Ended Input Voltage	
	Differential Input Slew Rate Definition for DQS_t, DQS_c	
	Differential Input Level for DQS_t, DQS_c	
	Differential Input Slew Rate for DQS_t, DQS_c	
Table 174:	Cross-Point Voltage for Differential Input Signals (DQS)	. 234
	Input Levels for ODT_CA	
	Single-Ended Output Slew Rate	
	Differential Output Slew Rate	
	AC Overshoot/Undershoot Specifications	
Table 179:	Overshoot/Undershoot Specification for CKE and RESET	. 236
	Input/Output Capacitance	
	I <sub>DD</sub> Measurement Conditions	
	CA Pattern for I <sub>DD4R</sub> for BL = 16	
	CA Pattern for $I_{DD4W}$ for BL = 16	
	Data Pattern for I <sub>DD4W</sub> (DBI Off) for BL = 16	
	Data Pattern for $I_{DD4R}$ (DBI Off) for BL = 16	
	Data Pattern for $I_{DD4W}$ (DBI On) for BL = 16	
	Data Pattern for $I_{DD4R}$ (DBI On) for BL = 16	
	CA Pattern for $I_{DD4R}$ for $BL = 32$	
	CA Pattern for $I_{DD4W}$ for BL = 32	
	Data Pattern for I <sub>DD4W</sub> (DBI Off) for BL = 32	
	Data Pattern for $I_{DD4R}$ (DBI Off) for BL = 32	
Table 192:	Data Pattern for $I_{DD4W}$ (DBI On) for BL = 32	250
	Data Pattern for $I_{DD4R}$ (DBI On) for BL = 32	
	I <sub>DD</sub> Specification Parameters and Operating Conditions	
	Clock Timing	
	Read Output Timing	
	Write Timing	
	CKE Input Timing	
	Command Address Input Timing	
	Boot Timing Parameters (10–55 MHz)	
	Mode Register Timing Parameters	
	Core Timing Parameters	
	CA Bus ODT Timing	
	CA Bus Training Parameters	
	Asynchronous ODT Turn On and Turn Off Timing	
	Temperature Derating Parameters	
		00



Table 207:	DRAM CMD/ADR, CS	. 268
Table 208:	DQs In Receive Mode	. 272
Table 209:	Definitions and Calculations	. 273
Table 210:	<sup>t</sup> CK(abs), <sup>t</sup> CH(abs), and <sup>t</sup> CL(abs) Definitions	. 274
Table 211:	Mode Register Default Settings	. 277
	Voltage Ramp Conditions	
Table 213:	Initialization Timing Parameters	. 280
Table 214:	Reset Timing Parameter	. 280
Table 215:	Mode Register Contents	. 281
Table 216:	Mode Register Assignments	. 282
Table 217:	MR0 Device Feature 0 (MA[5:0] = 00h)	. 283
	MR0 Op-Code Bit Definitions	
Table 219:	MR1 Device Feature 1 (MA[5:0] = 01h)	. 284
	MR1 Op-Code Bit Definitions	
Table 221:	Burst Sequence for Read	. 286
Table 222:	Burst Sequence for Write	. 286
	MR2 Device Feature 2 (MA[5:0] = 02h)	
Table 224:	MR2 Op-Code Bit Definitions	. 287
Table 225:	Frequency Ranges for RL, WL, nWR, and nRTP Settings	. 289
	MR3 I/O Configuration 1 (MA[5:0] = 03h)	
	MR3 Op-Code Bit Definitions	
	MR4 Device Temperature (MA[5:0] = 04h)	
	MR4 Op-Code Bit Definitions	
	MR5 Basic Configuration 1 (MA[5:0] = 05h)	
	MR5 Op-Code Bit Definitions	
	MR6 Basic Configuration 2 (MA[5:0] = 06h)	
	MR6 Op-Code Bit Definitions	
	MR7 Basic Configuration 3 (MA[5:0] = 07h)	
	MR7 Op-Code Bit Definitions	
	MR8 Basic Configuration 4 (MA[5:0] = 08h)	
	MR8 Op-Code Bit Definitions	
	MR9 Test Mode (MA[5:0] = 09h)	
Table 239:	MR9 Op-Code Definitions	. 293
	MR10 Calibration (MA[5:0] = 0Ah)	
	MR10 Op-Code Bit Definitions	
	MR11 ODT Control (MA[5:0] = 0Bh)	
	MR11 Op-Code Bit Definitions	
Table 244:	MR12 Register Information (MA[5:0] = 0Ch)	. 295
Table 245:	MR12 Op-Code Bit Definitions	. 295
Table 246:	MR13 Register Control (MA[5:0] = 0Dh)	. 295
Table 247:	MR13 Op-Code Bit Definition	. 296
Table 248:	Mode Register 14 (MA[5:0] = 0Eh)	. 297
Table 249:	MR14 Op-Code Bit Definition	. 297
Table 250:	V <sub>REF</sub> Setting for Range[0] and Range[1]	. 298
Table 251:	MR15 Register Information (MA[5:0] = 0Fh)	. 299
Table 252:	MR15 Op-code Bit Definition	. 299
	MR15 Invert Register Pin Mapping	
	MR16 PASR Bank Mask (MA[5:0] = 010h)	
	MR16 Op-Code Bit Definitions	
Table 256:	MR17 PASR Segment Mask (MA[5:0] = 11h)	. 300
Table 257:	MR17 PASR Segment Mask Definitions	. 300
Table 258:	MR17 PASR Segment Mask	. 300



Table 259:	MR18 Register Information (MA[5:0] = 12h)	301
Table 260:	MR18 LSB DQS Oscillator Count	301
	MR19 Register Information (MA[5:0] = 13h)	
	MR19 DQS Oscillator Count	
	MR20 Register Information (MA[5:0] = 14h)	
	MR20 Register Information	
	MR20 Invert Register Pin Mapping	
	MR21 Register Information (MA[5:0] = 15h)	
	MR22 Register Information (MA[5:0] = 16h)	
	MR22 Register Information	
	MR23 Register Information (MA[5:0] = 17h)	
	MR23 Register Information	
	MR24 Register Information (MA[5:0] = 18h) when MR0 OP[2] = 0b	
	MR24 Register Information when MR0 OP[2] = 0b	
	MR24 Register Information (MA[5:0] = 18h) when MR0 OP[2] = 1b	
	MR24 Register Information when MR0 OP[2] = 1b	
	MR25 Register Information (MA[5:0] = 19h)	
	MR25 Register Information	
	MR26:29 Register Information (MA[5:0] = 1Ah–1Dh)	
	MR30 Register Information (MA[5:0] = 1Eh)	
	MR30 Register Information	
	MR31 Register Information (MA[5:0] = 1Fh)	
	MR32 Register Information (MA[5:0] = 20h)	
	MR32 Register Information	
	MR33:35 Register Information (MA[5:0] = 21h–23h)	
	MR36 Register Information (MA[5:0] = 24h)	
	MR36 Register Information	
	MR37:38 Register Information (MA[5:0] = 25h–26h)	
	MR39 Register Information (MA[5:0] = 27h)	
	MR39 Register Information	
	MR40 Register Information (MA[5:0] = 28h)	
	MR40 Register Information	
	MR41:47 Register Information (MA[5:0] = 29h–2Fh)	
	MR48:63 Register Information (MA[5:0] = 30h–3Fh)	
Table 293:	Reference Voltage for <sup>t</sup> LZ(DQS), <sup>t</sup> HZ(DQS) Timing Measurements	314
	Reference Voltage for <sup>t</sup> LZ(DQ), <sup>t</sup> HZ(DQ) Timing Measurements	
Table 295:	Internal V <sub>REF(CA)</sub> Specifications	320
	Internal V <sub>REF(DO)</sub> Specifications	
	Pull-Down Driver Characteristics – ZQ Calibration	
	Pull-Up Characteristics – ZQ Calibration	
	Valid Calibration Points	
Table 300:	Command Bus ODT State	327
Table 301:	ODT DC Electrical Characteristics – up to 3200 Mb/s	328
	ODT DC Electrical Characteristics – Beyond 3200 Mb/s	
	ODT DC Electrical Characteristics – up to 3200 Mb/s	
	ODT DC Electrical Characteristics – Beyond 3200 Mb/s	
	Output Driver and Termination Register Sensitivity Definition	
	Output Driver and Termination Register Temperature and Voltage Sensitivity	
	ODTL <sub>ON</sub> and ODTL <sub>OFF</sub> Latency Values	
	Termination State in Write Leveling Mode	
	Recommended DC Operating Conditions	
	Input Leakage Current	



Table 311:	Input/Output Leakage Current	336
	Operating Temperature Range	
	Single-Ended Output Slew Rate	
	Differential Output Slew Rate	
	AC Overshoot/Undershoot Specifications	
	Overshoot/Undershoot Specification for CKE and RESET	
	I <sub>DD</sub> Measurement Conditions	
	CA Pattern for $I_{DD4R}$ for BL = 16	
	CA Pattern for I <sub>DD4W</sub> for BL = 16	
	Data Pattern for I <sub>DD4W</sub> (DBI Off) for BL = 16	
	Data Pattern for I <sub>DD4R</sub> (DBI Off) for BL = 16	
	Data Pattern for $I_{DD4W}$ (DBI On) for $BL = 16$	
	Data Pattern for I <sub>DD4R</sub> (DBI On) for BL = 16	
	CA Pattern for $I_{DD4R}$ for $BL = 32$	
	CA Pattern for I <sub>DD4W</sub> for BL = 32	
Table 326:	Data Pattern for I <sub>DD4W</sub> (DBI Off) for BL = 32	349
	Data Pattern for $I_{DD4R}$ (DBI Off) for BL = 32	
	Data Pattern for $I_{DD4W}$ (DBI On) for BL = 32	
	Data Pattern for $I_{DD4R}$ (DBI On) for BL = 32	
Table 330:	I <sub>DD</sub> Specification Parameters and Operating Conditions	358
	I <sub>DD</sub> Parameters – Single Die (16Gb Single-Channel Die)	
	I <sub>DD6</sub> Full-Array Self Refresh Current – Single Die (16Gb Single-Channel Die)	
	Dual Channel Byte Mode Addressing	
	Single Channel Byte Mode Addressing	
	Mode Register Assignments	
	MR0 Device Feature 0 (MA[5:0] = 00h)	
	MR0 Op-Code Bit Definitions	
	MR1 Device Feature 1 (MA[5:0] = 01h)	
	MR1 Op-Code Bit Definitions	
	MR2 Device Feature 2 (MA[5:0] = 02h)	
	MR2 Op-Code Bit Definitions	
	Byte Mode Frequency Ranges for RL, WL, and <i>n</i> WR	
	MR8 Basic Configuration 4 (MA[5:0] = 08h)	
	MR8 Op-Code Bit Definitions	
Table 345:	MR12 Register Information (MA[5:0] = 0Ch)	369
	MR12 Op-Code Bit Definitions	
	MR17 PASR Segment Mask (MA[5:0] = 11h)	
Table 348:	MR17 PASR Segment Mask Definitions	369
	MR17 PASR Segment Mask	
	MR22 Register Information (MA[5:0] = 16h)	
	MR22 Register Information	
	Command Bus ODT State	
	MR31 Register Information (MA[5:0] = 1Fh)	
	MR31 Register Information	
	Command Bus Training Steps	
	Mapping of CA Input Pin and DQ Output Pin	
	Mapping of CA Input Pin and DQ Output Pin	
	Mapping of CA Input Pin and DQ Output Pin	
	Invert Mask Assignments	
	Read DQ Calibration Training Output	
	Core AC Timing	
	CBT AC Timing for Mode 1	
	U	





# 200b: x32 LPDDR4X/LPDDR4 SDRAM Important Notes and Warnings

#### **Important Notes and Warnings**

Micron Technology, Inc. ("Micron") reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions. This document supersedes and replaces all information supplied prior to the publication hereof. You may not rely on any information set forth in this document if you obtain the product described herein from any unauthorized distributor or other source not authorized by Micron.

Automotive Applications. Products are not designed or intended for use in automotive applications unless specifically designated by Micron as automotive-grade by their respective data sheets. Distributor and customer/distributor shall assume the sole risk and liability for and shall indemnify and hold Micron harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, death, or property damage resulting directly or indirectly from any use of non-automotive-grade products in automotive applications. Customer/distributor shall ensure that the terms and conditions of sale between customer/distributor and any customer of distributor/customer (1) state that Micron products are not designed or intended for use in automotive applications unless specifically designated by Micron as automotive-grade by their respective data sheets and (2) require such customer of distributor/customer to indemnify and hold Micron harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, death, or property damage resulting from any use of non-automotive-grade products in automotive applications.

Critical Applications. Products are not authorized for use in applications in which failure of the Micron component could result, directly or indirectly in death, personal injury, or severe property or environmental damage ("Critical Applications"). Customer must protect against death, personal injury, and severe property and environmental damage by incorporating safety design measures into customer's applications to ensure that failure of the Micron component will not result in such harms. Should customer or distributor purchase, use, or sell any Micron component for any critical application, customer and distributor shall indemnify and hold harmless Micron and its subsidiaries, subcontractors, and affiliates and the directors, officers, and employees of each against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, or death arising in any way out of such critical application, whether or not Micron or its subsidiaries, subcontractors, or affiliates were negligent in the design, manufacture, or warning of the Micron product.

Customer Responsibility. Customers are responsible for the design, manufacture, and operation of their systems, applications, and products using Micron products. ALL SEMICONDUCTOR PRODUCTS HAVE INHERENT FAIL-URE RATES AND LIMITED USEFUL LIVES. IT IS THE CUSTOMER'S SOLE RESPONSIBILITY TO DETERMINE WHETHER THE MICRON PRODUCT IS SUITABLE AND FIT FOR THE CUSTOMER'S SYSTEM, APPLICATION, OR PRODUCT. Customers must ensure that adequate design, manufacturing, and operating safeguards are included in customer's applications and products to eliminate the risk that personal injury, death, or severe property or environmental damages will result from failure of any semiconductor component.

Limited Warranty. In no event shall Micron be liable for any indirect, incidental, punitive, special or consequential damages (including without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort, warranty, breach of contract or other legal theory, unless explicitly stated in a written agreement executed by Micron's duly authorized representative.



#### **Product Specification**

#### **General Description**

The 16Gb mobile low-power DDR4 SDRAM with low  $V_{\rm DDQ}$  (LPDDR4X) is a high-speed, CMOS dynamic random-access memory device. This device is internally configured with 2 channels or 1 channel ×16 I/O, each channel having 8-banks.

#### **General Notes**

Throughout the data sheet, figures and text refer to DQs as DQ. DQ should be interpreted as any or all DQ collectively, unless stated otherwise.

DQS and CK should be interpreted as DQS\_t, DQS\_c and CK\_t, CK\_c respectively, unless stated otherwise. CA includes all CA pins used for a given density.

In timing diagrams, CMD is used as an indicator only. Actual signals occur on CA[5:0].

 $V_{REF}$  indicates  $V_{REFCA}$  and  $V_{REFDO}$ .

Complete functionality may be described throughout the entire document. Any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.

Any specific requirement takes precedence over a general statement.

Any functionality not specifically stated herein is considered undefined, illegal, not supported, and will result in unknown operation.

For single-ended CK and DQS features or specifications, refer to the LPDDR4X Single-Ended CK and DQS Addendum.



#### **Device Configuration**

#### **Table 3: Device Configuration**

		4G32 (128 Gb/package)
Die organization	Channel A, rank 0 DQ[7:0]_A	x8 mode × 1 die
in the package	Channel A, rank 1 DQ[7:0]_A	x8 mode × 1 die
	Channel B, rank 0 DQ[7:0]_B	x8 mode × 1 die
	Channel B, rank 1 DQ[7:0]_B	x8 mode × 1 die
	Channel A, rank 0 DQ[15:8]_A	x8 mode × 1 die
	Channel A, rank 1 DQ[15:8]_A	x8 mode × 1 die
	Channel B, rank 0 DQ[15:8]_B	x8 mode × 1 die
	Channel B, rank 1 DQ[15:8]_B	x8 mode × 1 die
Die addressing	Dual/single Die	16Gb single-channel die
	Memory density (per die)	16Gb
	Memory density (per x8 channel)	16Gb
	Configuration	256Mb × 8 DQ × 8 banks
	Number of channels (per die)	1
	Number of banks (per channel)	8
	Array prefetch (bits, per channel)	128
	Number of rows (per channel)	262,144
	Number of columns (fetch boundaries)	64
	Page size (bytes)	1024
	Channel density (bits per channel)	17,179,869,184
	Total density (bits per die)	17,179,869,184
	Bank address	BA[2:0]
	Row address	R[17:0]
	Column address	C[9:0]
	Burst starting address boundary	64-bit

Notes:

- 1. Refer to Package Block Diagram section in Product specification and SDRAM Addressing section in General LPDDR4X specification.
- 2. Refer to Byte Mode section for further information.

#### **Refresh Requirement Parameters**

Table 4: Refresh Requirement Parameters – 16Gb per Channel

Parameter	Symbol	16Gb per Channel	Unit
REFRESH cycle time (all banks)	<sup>t</sup> RFCab	380	ns
REFRESH cycle time (per bank)	<sup>t</sup> RFCpb	190	ns



#### Table 4: Refresh Requirement Parameters - 16Gb per Channel (Continued)


Parameter	Symbol	16Gb per Channel	Unit
Per bank refresh to per bank refresh time (different bank)	<sup>t</sup> PBR2PBR	90	ns

Note: 1. This table only describes refresh parameters which are density dependent. Refer to Refresh Requirement section in General LPDDR4X specification for all the refresh parameters.



#### **Package Block Diagrams**

#### Figure 2: Eight-Die, Dual-Channel, Dual-Rank Package Block Diagram



Note: 1. ODTca bond pad for Rank 0, [7:0] byte selected device of each channel is wired to the respective ODT ball. Other ODTca bond pads are wired to  $V_{SS}$  in the package.



#### **Ball Assignments and Descriptions**

Figure 3: 200-Ball Dual-Channel, Dual-Rank Discrete FBGA

DNU											
	DNU	V <sub>SS</sub>	$V_{DD2}$	ZQ0			ZQ1	V <sub>DD2</sub>	V <sub>SS</sub>	DNU	DNU
DNU	DQ0_A	V <sub>DDQ</sub>	DQ7_A	V <sub>DDQ</sub>			V <sub>DDQ</sub>	DQ15_A	V <sub>DDQ</sub>	DQ8_A	DNU
V <sub>SS</sub>	DQ1_A	DMI0_A	DQ6_A	V <sub>SS</sub>			V <sub>SS</sub>	DQ14_A	DMI1_A	DQ9_A	V <sub>SS</sub>
V <sub>DDQ</sub>	V <sub>SS</sub>	DQS0_t_A	V <sub>SS</sub>	V <sub>DDQ</sub>			V <sub>DDQ</sub>	V <sub>SS</sub>	DQS1_t_A	V <sub>SS</sub>	V <sub>DDQ</sub>
V <sub>SS</sub>	DQ2_A	DQS0_c_A	DQ5_A	V <sub>ss</sub>			V <sub>SS</sub>	DQ13_A	DQS1_c_A	DQ10_A	V <sub>SS</sub>
V <sub>DD1</sub>	DQ3_A	V <sub>DDQ</sub>	DQ4_A	V <sub>DD2</sub>			V <sub>DD2</sub>	DQ12_A	V <sub>DDQ</sub>	DQ11_A	V <sub>DD1</sub>
V <sub>SS</sub>	ODT_CA_A	V <sub>SS</sub>	V <sub>DD1</sub>	V <sub>SS</sub>			V <sub>SS</sub>	V <sub>DD1</sub>	V <sub>SS</sub>	NC	V <sub>SS</sub>
V <sub>DD2</sub>	CA0_A	CS1_A	CS0_A	V <sub>DD2</sub>			V <sub>DD2</sub>	CA2_A	CA3_A	CA4_A	V <sub>DD2</sub>
V <sub>SS</sub>	CA1_A	V <sub>SS</sub>	CKE0_A	CKE1_A			CK_t_A	CK_c_A	V <sub>SS</sub>	CA5_A	V <sub>SS</sub>
V <sub>DD2</sub>	V <sub>SS</sub>	V <sub>DD2</sub>	V <sub>SS</sub>	NC			NC	V <sub>SS</sub>	V <sub>DD2</sub>	V <sub>SS</sub>	V <sub>DD2</sub>
V <sub>DD2</sub>	V <sub>SS</sub>	V <sub>DD2</sub>	V <sub>SS</sub>	NC			NC	V <sub>SS</sub>	V <sub>DD2</sub>	V <sub>SS</sub>	V <sub>DD2</sub>
V <sub>SS</sub>	CA1_B	V <sub>SS</sub>	CKE0_B	CKE1_B			CK_t_B	CK_c_B	V <sub>SS</sub>	CA5_B	V <sub>SS</sub>
V <sub>DD2</sub>	CA0_B	CS1_B	CS0_B	V <sub>DD2</sub>			V <sub>DD2</sub>	CA2_B	CA3_B	CA4_B	V <sub>DD2</sub>
V <sub>SS</sub>	ODT_CA_B	V <sub>SS</sub>	V <sub>DD1</sub>	V <sub>ss</sub>			V <sub>SS</sub>	V <sub>DD1</sub>	V <sub>SS</sub>	RESET_n	V <sub>SS</sub>
V <sub>DD1</sub>	DQ3_B	V <sub>DDQ</sub>	DQ4_B	V <sub>DD2</sub>			V <sub>DD2</sub>	DQ12_B	V <sub>DDQ</sub>	DQ11_B	V <sub>DD1</sub>
V <sub>SS</sub>	DQ2_B	DQS0_c_B	DQ5_B	V <sub>SS</sub>			V <sub>SS</sub>	DQ13_B	DQS1_c_B	DQ10_B	V <sub>SS</sub>
V <sub>DDQ</sub>	V <sub>SS</sub>	DQS0_t_B	V <sub>SS</sub>	V <sub>DDQ</sub>			V <sub>DDQ</sub>	V <sub>SS</sub>	DQS1_t_B	V <sub>SS</sub>	V <sub>DDQ</sub>
V <sub>SS</sub>	DQ1_B	DMI0_B	DQ6_B	V <sub>SS</sub>			V <sub>SS</sub>	DQ14_B	DMI1_B	DQ9_B	V <sub>SS</sub>
DNU	DQ0_B	V <sub>DDQ</sub>	DQ7_B	V <sub>DDQ</sub>			V <sub>DDQ</sub>	DQ15_B	V <sub>DDQ</sub>	DQ8_B	DNU
DNU	DNU	V <sub>SS</sub>	V <sub>DD2</sub>	V <sub>SS</sub>			V <sub>SS</sub>	V <sub>DD2</sub>	V <sub>SS</sub>	DNU	DNU
1	2	3	4	5	6	7	8	9	10	11	12
				-	Гор View (b	all down)	)				
	I DE	2004 V (Cr	aannal A\	I PDI	DA D/Char	nol P)	70.0	DT CA PE	SET .	Supply	Groui
	VDDQ  VSS  VDD2  VSS  VDD2  VSS  VDD2  VSS  VDD2  VSS  VDD2  VSS  VDD2  VSS  VDD1  VSS  VDD0  VSS  DNU  DNU	V <sub>DDQ</sub> V <sub>SS</sub> V <sub>SS</sub> DQ2_A V <sub>DD1</sub> DQ3_A V <sub>SS</sub> ODT_CA_A V <sub>DD2</sub> CA0_A V <sub>SS</sub> CA1_A V <sub>DD2</sub> V <sub>SS</sub> V <sub>DD2</sub> V <sub>SS</sub> V <sub>DD2</sub> CA0_B V <sub>DD2</sub> CA0_B V <sub>SS</sub> ODT_CA_B V <sub>DD1</sub> DQ3_B V <sub>DD2</sub> DQ2_B V <sub>DD2</sub> V <sub>SS</sub> DQ1_B DNU DQ0_B DNU DNU 1 2	VDDQ         Vss         DQSO_t_A           VSS         DQ2_A         DQSO_c_A           VDD1         DQ3_A         VDDQ           VSS         ODT_CA_A         VSS           VDD2         CA0_A         CS1_A           VDD2         VSS         VDD2           VDD2         VSS         VDD2           VSS         CA1_B         VSS           VDD2         CA0_B         CS1_B           VSS         ODT_CA_B         VSS           VDD1         DQ3_B         VDDQ           VSS         DQ2_B         DQS0_cB           VDDQ         VSS         DQS0_tB           VDDQ         VSS         DQS0_tB           DNU         DQ0_B         VDDQ           DNU         DNU         VSS           1         2         3	VDDQ         VSS         DQSOLTA         VSS           VSS         DQ2A         DQSOLCA         DQ5A           VDD1         DQ3A         VDDQ         DQ4A           VSS         ODT_CAA         VSS         VDD1           VDD2         CA0A         CS1A         CS0A           VSS         CA1A         VSS         CKE0A           VDD2         VSS         VDD2         VSS           VSS         CA1B         VSS         CKE0B           VDD2         CA0B         CS1B         CS0B           VSS         ODT_CAB         VSS         VDD1           VDD1         DQ3B         VDQ         DQ4B           VSS         DQ2B         DQ5B         DQ5B           VDDQ         VSS         DQ5B         DQ5B           VDDQ         VSS         DQ6B         DQ6B           DNU         DQ0B         VDDQ         DQ7B           DNU         DNU         VSS         VDDQ	VDDQ         VSS         DQSO_t_A         VSS         VDDQ           VSS         DQ2_A         DQSO_c_A         DQ5_A         VSS           VDD1         DQ3_A         VDDQ         DQ4_A         VDD2           VSS         ODT_CA_A         VSS         VDD1         VSS           VDD2         CA0_A         CS1_A         CS0_A         VDD2           VSS         CA1_A         VSS         CKE0_A         CKE1_A           VDD2         VSS         VDD2         VSS         NC           VDD2         VSS         VDD2         VSS         NC           VDD2         VSS         VDD2         VSS         NC           VDD2         CA0_B         CS1_B         CKE0_B         CKE1_B           VDD2         CA0_B         CS1_B         CS0_B         VDD2           VSS         ODT_CA_B         VSS         VDD1         VSS           VDD1         DQ3_B         VDQ         DQ4_B         VDD2           VSS         DQ2_B         DQS0_c_B         DQ5_B         VSS           DNU         DQ0_B         VDDQ         DQ7_B         VDDQ           DNU         DNU         VSS         VDDQ </td <td>VDDQ         VSS         DQSO_tA         VSS         VDDQ           VSS         DQ2_A         DQSO_CA         DQ5_A         VSS           VDD1         DQ3_A         VDDQ         DQ4_A         VDD2           VSS         ODT_CA_A         VSS         VDD1         VSS           VDD2         CA0_A         CS1_A         CS0_A         VDD2           VSS         CA1_A         VSS         CKE0_A         CKE1_A           VDD2         VSS         NC         NC           VSS         CA1_B         VSS         CKE0_B         CKE1_B           VDD2         CA0_B         CS1_B         CS0_B         VDD2           VSS         ODT_CAB         VSS         VDD1         VSS           VDD1         DQ3_B         VDDQ         DQ4_B         VDD2           VSS         DQ2_B         DQ50_C_B         DQ5_B         VSS           VDDQ         VSS         DQ6_B         VSS           DNU         DQ0_B         VDDQ         DQ7_B         VDDQ           DNU         DNU         VSS         VDDQ         VSS           DNU         DNU         VSS         VDDQ         VSS</td> <td>VDDQ         VSS         DQSO_t_A         VSS         VDDQ           VSS         DQ2_A         DQSO_c_A         DQS_A         VSS           VDD1         DQ3_A         VDDQ         DQ4_A         VDD2           VSS         ODT_CA_A         VSS         VDD1         VSS           VDD2         CA0_A         CS1_A         CS0_A         VDD2           VSS         CA1_A         VSS         CKE1_A           VDD2         VSS         NC     **PDD2**  **PDD2***  **PDD2**  **PDD2**</td> <td>VDDQ         Vss         DQS0_t_A         Vss         VDDQ           Vss         DQ2_A         DQS0_c_A         DQ5_A         Vss           VDD1         DQ3_A         VDDQ         DQ4_A         VDD2           Vss         ODT_CA_A         Vss         VDD1         Vss           VDD2         CA0_A         CS1_A         CS0_A         VDD2           Vss         CA1_A         Vss         CKE0_A         CKE1_A           VDD2         Vss         VDD2         Vss         NC           VDD2         Vss         VDD2         Vss         NC           VDD2         Vss         VDD2         Vss         NC           VDD2         Vss         NC         NC         NC           VSs         CA1_B         Vss         CKE0_B         CKE1_B         CK_t_B           VDD2         CA0_B         CS1_B         CS0_B         VDD2         VDD2         VDD2           Vss         ODT_CAB         Vss         VDD2         VDD2         VDD2         VDD2           Vss         DQ3_B         VDDQ         DQ4_B         VDD2         VDD2         VDD2           Vss         DQ1_B         DM10_B</td> <td>Vodo         Vss         DQSO_t_A         Vss         VDDQ           Vss         DQ2_A         DQSO_c_A         DQS_A         Vss         Vss         DQ13_A           VDD1         DQ3_A         VDDQ         DQ4_A         VDD2         VDD2         DQ12_A           Vss         ODT_CA_A         Vss         VDD1         Vss         Vss         VDD2         CA2_A           VDD2         CA0_A         CS1_A         CS0_A         VDD2         CKE1_A         CK_t_A         CK_t_A         CK_c_A           VDD2         Vss         CKE0_A         CKE1_A         CK_t_A         CK_t_B         CK_t_B</td> <td>Vodo         Vss         DQSO_tA         Vss         VDDQ           Vss         DQ2A         DQSO_tA         Vss         VDDQ           VbD1         DQ3A         VbDQ         DQ4A         VbDQ           Vss         ODT_CAA         Vss         VbDQ         DQ4A           VbD2         CAOA         CS1A         CSOA         VbDQ           Vss         CA1A         Vss         CKE0A         CKE1A           VbD2         Vss         VbD2         Vss         VbD2           Vss         VbD2         Vss         NC         NC           Vss         VbD2         Vss         NC           Vss         VbD2         CKe1B         CKe1B           VbD2         CA2B         CA3B           VbD2         CA2B         CA3B           VbD2         Vss         VbD2           VbD2         Vss</td> <td>Vodo         Vss         DQS0_tA         Vss         Vpdo           Vss         DQ2A         DQS0_tA         Vss         Vpdo           Vss         DQ2A         DQS0_tA         Vss         DQ13_A           Vpdi         DQ3A         Vpdo         DQ4A         Vpdo           Vpdi         DQ3A         Vpdo         DQ4A         Vpdo           Vpdi         CA0_A         CS1_A         CS0_A         Vpdo           Vpdi         CA0_A         CS1_A         CS0_A         Vpdo           Vpdi         Vss         Vpdi         Vss         NC           Vpdi         Vss         Vpdi         Vss         NC           Vpdi         Vss         Vpdi         Vss         NC           Vpdi         Vss         Vpdi         Vss         Vpdi         Vss           Vpdi         Vss         Nc         Nss         Vpdi         Vss         Nc         <td< td=""></td<></td>	VDDQ         VSS         DQSO_tA         VSS         VDDQ           VSS         DQ2_A         DQSO_CA         DQ5_A         VSS           VDD1         DQ3_A         VDDQ         DQ4_A         VDD2           VSS         ODT_CA_A         VSS         VDD1         VSS           VDD2         CA0_A         CS1_A         CS0_A         VDD2           VSS         CA1_A         VSS         CKE0_A         CKE1_A           VDD2         VSS         NC         NC           VSS         CA1_B         VSS         CKE0_B         CKE1_B           VDD2         CA0_B         CS1_B         CS0_B         VDD2           VSS         ODT_CAB         VSS         VDD1         VSS           VDD1         DQ3_B         VDDQ         DQ4_B         VDD2           VSS         DQ2_B         DQ50_C_B         DQ5_B         VSS           VDDQ         VSS         DQ6_B         VSS           DNU         DQ0_B         VDDQ         DQ7_B         VDDQ           DNU         DNU         VSS         VDDQ         VSS           DNU         DNU         VSS         VDDQ         VSS	VDDQ         VSS         DQSO_t_A         VSS         VDDQ           VSS         DQ2_A         DQSO_c_A         DQS_A         VSS           VDD1         DQ3_A         VDDQ         DQ4_A         VDD2           VSS         ODT_CA_A         VSS         VDD1         VSS           VDD2         CA0_A         CS1_A         CS0_A         VDD2           VSS         CA1_A         VSS         CKE1_A           VDD2         VSS         NC     **PDD2**  **PDD2***  **PDD2**  **PDD2**	VDDQ         Vss         DQS0_t_A         Vss         VDDQ           Vss         DQ2_A         DQS0_c_A         DQ5_A         Vss           VDD1         DQ3_A         VDDQ         DQ4_A         VDD2           Vss         ODT_CA_A         Vss         VDD1         Vss           VDD2         CA0_A         CS1_A         CS0_A         VDD2           Vss         CA1_A         Vss         CKE0_A         CKE1_A           VDD2         Vss         VDD2         Vss         NC           VDD2         Vss         VDD2         Vss         NC           VDD2         Vss         VDD2         Vss         NC           VDD2         Vss         NC         NC         NC           VSs         CA1_B         Vss         CKE0_B         CKE1_B         CK_t_B           VDD2         CA0_B         CS1_B         CS0_B         VDD2         VDD2         VDD2           Vss         ODT_CAB         Vss         VDD2         VDD2         VDD2         VDD2           Vss         DQ3_B         VDDQ         DQ4_B         VDD2         VDD2         VDD2           Vss         DQ1_B         DM10_B	Vodo         Vss         DQSO_t_A         Vss         VDDQ           Vss         DQ2_A         DQSO_c_A         DQS_A         Vss         Vss         DQ13_A           VDD1         DQ3_A         VDDQ         DQ4_A         VDD2         VDD2         DQ12_A           Vss         ODT_CA_A         Vss         VDD1         Vss         Vss         VDD2         CA2_A           VDD2         CA0_A         CS1_A         CS0_A         VDD2         CKE1_A         CK_t_A         CK_t_A         CK_c_A           VDD2         Vss         CKE0_A         CKE1_A         CK_t_A         CK_t_B         CK_t_B	Vodo         Vss         DQSO_tA         Vss         VDDQ           Vss         DQ2A         DQSO_tA         Vss         VDDQ           VbD1         DQ3A         VbDQ         DQ4A         VbDQ           Vss         ODT_CAA         Vss         VbDQ         DQ4A           VbD2         CAOA         CS1A         CSOA         VbDQ           Vss         CA1A         Vss         CKE0A         CKE1A           VbD2         Vss         VbD2         Vss         VbD2           Vss         VbD2         Vss         NC         NC           Vss         VbD2         Vss         NC           Vss         VbD2         CKe1B         CKe1B           VbD2         CA2B         CA3B           VbD2         CA2B         CA3B           VbD2         Vss         VbD2           VbD2         Vss	Vodo         Vss         DQS0_tA         Vss         Vpdo           Vss         DQ2A         DQS0_tA         Vss         Vpdo           Vss         DQ2A         DQS0_tA         Vss         DQ13_A           Vpdi         DQ3A         Vpdo         DQ4A         Vpdo           Vpdi         DQ3A         Vpdo         DQ4A         Vpdo           Vpdi         CA0_A         CS1_A         CS0_A         Vpdo           Vpdi         CA0_A         CS1_A         CS0_A         Vpdo           Vpdi         Vss         Vpdi         Vss         NC           Vpdi         Vss         Vpdi         Vss         NC           Vpdi         Vss         Vpdi         Vss         NC           Vpdi         Vss         Vpdi         Vss         Vpdi         Vss           Vpdi         Vss         Nc         Nss         Vpdi         Vss         Nc         Nc <td< td=""></td<>




#### **Table 5: Ball/Pad Descriptions**


Symbol	Туре	Description
CK_t_A, CK_c_A, CK_t_B, CK_c_B	Input	<b>Clock:</b> CK_t and CK_c are differential clock inputs. All address, command and control input signals are sampled on positive edge of CK_t and the negative edge of CK_c. AC timings for CA parameters are referenced to clock. Each channel (A, B) has its own clock pair.
CKE0_A, CKE1_A, CKE0_B, CKE1_B	Input	<b>Clock enable:</b> CKE HIGH activates and CKE LOW deactivates the internal clock signals, input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is sampled at the rising edge of CK.
CS0_A, CS1_A, CS0_B, CS1_B	Input	Chip select: Each channel (A, B) has its own CS signals.
CA[5:0]_A, CA[5:0]_B	Input	<b>Command/address inputs:</b> Provide the command and address inputs according to the command truth table. Each channel (A, B) has its own CA signals.
ODT_CA_A, ODT_CA_B	Input	<b>LPDDR4 CA ODT control:</b> The ODT_CA pin is used in conjunction with the mode register to turn on/off the on-die termination for CA pins. It is bonded to V <sub>DD2</sub> within the package, or at the package ball, for the terminating rank, and the non-terminating ranks are bonded to V <sub>SS</sub> (or left floating with a weak pull-down on the DRAM die). The terminating rank is the DRAM that terminates the CA bus for all die on the same channel. <b>LPDDR4X CA ODT Control:</b> The ODT_CA pin is ignored by LPDDR4X devices. CA ODT is fully controlled through MR11 and MR22. The ODT_CA pin shall be connected to a valid logic level.
DQ[15:0]_A, DQ[15:0]_B	I/O	Data input/output: Bidirectional data bus.
DQS[1:0]_t_A, DQS[1:0]_c_A, DQS[1:0]_t_B, DQS[1:0]_c_B	I/O	<b>Data strobe:</b> DQS_t and DQS_c are bi-directional differential output clock signals used to strobe data during a READ or WRITE. The data strobe is generated by the DRAM for a READ and is edge-aligned with data. The data strobe is generated by the SoC memory controller for a WRITE and is trained to precede data. Each byte of data has a data strobe signal pair. Each channel (A, B) has its own DQS_t and DQS_c strobes.
DMI[1:0]_A, DMI[1:0]_B	I/O	Data mask/Data bus inversion: Data mask inversion (DMI) is a dual use bi-directional signal used to indicate data to be masked, and data which is inverted on the bus. For data bus inversion (DBI), the DMI signal is driven HIGH when the data on the data bus is inverted, or driven LOW when the data is in its normal state. DBI can be disabled via a mode register setting. For data mask, the DMI signal is used in combination with the data lines to indicate data to be masked in a MASK WRITE command (see the Data Mask (DM) and Data Bus Inversion (DBI) sections for details). The data mask function can be disabled via a mode register setting. Each byte of data has a DMI signal. Each channel has its own DMI signals.
ZQ0, ZQ1	Reference	<b>ZQ calibration reference:</b> Used to calibrate the output drive strength and the termination resistance. The ZQ pin shall be connected to $V_{DDQ}$ through a 240 $\Omega$ ±1% resistor.
$V_{\rm DDQ}$ , $V_{\rm DD1}$ , $V_{\rm DD2}$	Supply	Power supplies: Isolated on the die for improved noise immunity.
V <sub>SS</sub>	Supply	Ground reference: Power supply ground reference.
RESET_n	Input	<b>RESET:</b> When asserted LOW, the RESET pin resets all channels of the die.
DNU	-	<b>Do not use:</b> Must be grounded or left floating.
NC	_	No connect: Not internally connected.



#### **Package Dimensions**

Figure 4: 200-Ball TFBGA - 10mm x 14.5mm x 1.1mm (Package Code: CY)





lotes: 1. All dimensions are in millimeters.

2. Solder ball composition: SAC302 with NiAu pads (96.8% Sn, 3.0% Ag, 0.2% Cu).



#### **Product Specific Mode Register definition**

#### **Table 6: Mode Register Contents**

Notes 1 and 2 apply to entire table.

Mode Register	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
MR0			Single- ended mode			RFM sup- port	Latency mode	REF	
	OP[0] = 1b: Only modified refresh mode supported OP[1] = 0b: Device supports normal latency OP[2] = 0b: Device supports TRR OP[5] = 1b: Device supports single-ended mode								
MR3			OP[2] =	•	ection disable		PPRP <sup>3</sup>		
MR5					cturer ID b : Micron				
MR6					<b>on ID1</b> 0111b				
MR8	I/O w		00/5 01	Density					
	OP[7 01b: x8/	:6] = channel	OP[5:2] = 0110b: 16Gb single-channel die						
MR13		OP[2] =		vro v: Normal operation (default)					
	1b: Output the V <sub>REF(CA)</sub> value on DQ7 and V <sub>REF(DQ)</sub> value on DQ6								
MR24	TRR mode				Unlimited MAC		MAC value		
	OP[3:0] = 1000b: Unlimited MAC								
	OP[7] = 0b: Disable (default)  1b: Reserved								
MR25	PPR resources <sup>4</sup>								
	Bank 7	Bank 6	Bank 5	Bank 4	Bank 3	Bank 2	Bank 1	Bank 0	
					urce is not avurce is availal				

- Notes: 1. The contents of Product Specific Mode Register definition will reflect information specific to each die in these packages.
  - 2. Other bits not defined above and other mode registers are referred to Mode Register Assignments and Definitions section.
  - 3. When not using PPR function, PPR protection should be enabled to prevent unintended PPR entry.(MR3 OP[2] = 1b).
  - 4. Before using PPR function, confirm the availability of PPR resource by reading MR25.



#### **IDD** Parameters

Refer to  $\rm I_{\rm DD}$  Specification Parameters and Test Conditions section for detailed conditions.

#### Table 7: I<sub>DD</sub> Parameters - Single Die (16Gb Single-Channel Die)

 $V_{DD2}$ = 1.06–1.17V;  $V_{DDO}$  = 0.57–0.65V;  $V_{DD1}$  = 1.70–1.95V;  $T_C$  = -25°C to +85°C

		Speed Grade		Note
Symbol	Supply	4266 Mb/s	Unit	
DD01	$V_{DD1}$	5.00	mA	
DD02	$V_{DD2}$	26.00		
DD0Q	$V_{DDQ}$	0.75		
DD2P1	V <sub>DD1</sub>	2.40	mA	
DD2P2	$V_{DD2}$	3.40		
DD2PQ	$V_{DDQ}$	0.75		
DD2PS1	V <sub>DD1</sub>	2.40	mA	
DD2PS2	$V_{DD2}$	3.40		
DD2PSQ	$V_{DDQ}$	0.75		
DD2N1	$V_{DD1}$	2.40	mA	
DD2N2	$V_{DD2}$	14.00		
DD2NQ	$V_{DDQ}$	0.75		
DD2NS1 V <sub>DD1</sub>		2.40	mA	
DD2NS2	$V_{DD2}$	12.00		
DD2NSQ	$V_{DDQ}$	0.75		
D3P1 V <sub>DD1</sub>		2.40	mA	
DD3P2	$V_{DD2}$	6.20		
DD3PQ	$V_{DDQ}$	0.75		
V <sub>DD1</sub>		2.40	mA	
DD3PS2	$V_{DD2}$	6.20		
DD3PSQ	$V_{DDQ}$	0.75		
DD3N1	$V_{DD1}$	3.40	mA	
DD3N2	$V_{DD2}$	16.00		
DD3NQ	$V_{DDQ}$	0.75		
DD3NS1	$V_{DD1}$	3.40	mA	
DD3NS2	$V_{DD2}$	14.00		
DD3NSQ	$V_{DDQ}$	0.75		
DD4R1	.,		mA	2, 3
DD4R2	$V_{DD2}$	205.00		
DD4RQ	$V_{DDQ}$	63.00		
DD4W1	V <sub>DD1</sub>	11.00	mA	2
DD4W2	$V_{DD2}$	160.00		
DD4WQ	$V_{DDQ}$	0.75		



#### Table 7: I<sub>DD</sub> Parameters - Single Die (16Gb Single-Channel Die) (Continued)

 $V_{DD2}$ = 1.06–1.17V;  $V_{DD0}$  = 0.57–0.65V;  $V_{DD1}$  = 1.70–1.95V;  $T_C$  = -25°C to +85°C

		Speed Grade		Note
Symbol	Supply	4266 Mb/s	Unit	
I <sub>DD51</sub>	$V_{DD1}$	23.00	mA	
I <sub>DD52</sub>	$V_{DD2}$	110.00		
I <sub>DD5Q</sub>	$V_{DDQ}$	0.75		
I <sub>DD5AB1</sub>	$V_{DD1}$	6.60	mA	
I <sub>DD5AB2</sub>	$V_{DD2}$	24.00		
DD5ABQ	$V_{DDQ}$	0.75		
DD5PB1	$V_{DD1}$	4.80	mA	
I <sub>DD5PB2</sub>	$V_{DD2}$	24.00		
I <sub>DD5PBQ</sub>	$V_{DDQ}$	0.75		

Notes:

- 1. Published I<sub>DD</sub> values except I<sub>DD4RQ</sub> are the maximum I<sub>DD</sub> values considering the worst-case conditions of process, temperature, and voltage.
- 2. BL = 16, DBI disabled.
- 3.  $I_{DD4RQ}$  value is reference only. Typical value.  $V_{OH} = 0.5 \times V_{DDQ}$ ;  $T_{C} = 25^{\circ}C$

#### Table 8: I<sub>DD6</sub> Full-Array Self Refresh Current - Single Die (16Gb Single-Channel Die)

 $V_{DD2}$ = 1.06–1.17V;  $V_{DDQ}$  = 0.57–0.65V;  $V_{DD1}$  = 1.70–1.95V

Temperature	Supply	Full-Array Self Refresh Current	Unit
25°C	V <sub>DD1</sub>	0.52	mA
	$V_{DD2}$	1.16	
	$V_{DDQ}$	0.01	
85°C	V <sub>DD1</sub>	4.30	mA
	$V_{DD2}$	9.00	
	$V_{DDQ}$	0.75	

Note: 1. I<sub>DD6</sub> 25°C is the typical value in the distribution with nominal V<sub>DD</sub> and a reference-only value. I<sub>DD6</sub> 85°C is the maximum I<sub>DD</sub> guaranteed value considering the worst-case conditions of process, temperature, and voltage.



# 200b: x32 LPDDR4X/LPDDR4 SDRAM General LPDDR4X Specification

#### **General LPDDR4X Specification**

#### **Functional Description**

The Mobile Low-Power DDR4 SDRAM (LPDDR4) is a high-speed CMOS, dynamic random-access memory internally configured with either 1 or 2 channels. Each channel is comprised of 16 DQs and 8 banks.

LPDDR4 uses a 2-tick, single-data-rate (SDR) protocol on the CA bus to reduce the number of input signals in the system. The term "2-tick" means that the command/address is decoded across two transactions, such that half of the command/address is captured with each of two consecutive rising edges of CK. The 6-bit CA bus contains command, address, and bank information. Some commands such as READ, WRITE, MASKED WRITE, and ACTIVATE require two consecutive 2-tick SDR commands to complete the instruction.

LPDDR4 uses a double-data-rate (DDR) protocol on the DQ bus to achieve high-speed operation. The DDR interface transfers two data bits to each DQ lane in one clock cycle and is matched to a 16*n*-prefetch DRAM architecture. A write/read access consists of a single 16*n*-bit-wide data transfer to/from the DRAM core and 16 corresponding *n*-bit-wide data transfers at the I/O pins.

Read and write accesses to the device are burst-oriented. Accesses start at a selected column address and continue for a programmed number of columns in a programmed sequence.

Accesses begin with the registration of an ACTIVATE command to open a row in the memory core, followed by a WRITE or READ command to access column data within the open row. The address and bank address (BA) bits registered by the ACTIVATE command are used to select the bank and row to be opened. The address and BA bits registered with the WRITE or READ command are used to select the bank and the starting column address for the burst access.

Prior to normal operation, the LPDDR4 SDRAM must be initialized. The following sections provide detailed information about device initialization, register definition, command descriptions and device operations.

#### **SDRAM Addressing**

The table below includes all SDRAM addressing options defined by JEDEC. Under the Device Configuration heading near the beginning of this data sheet are addressing details for this product data sheet.

#### **Table 9: SDRAM Addressing - Dual-Channel Die**

Memory Density (Per Die)	4Gb	6Gb	8Gb	12Gb	16Gb	24Gb	32Gb
Memory density (per channel)	2Gb	3Gb	4Gb	6Gb	8Gb	12Gb	16Gb
Configuration	16Mb × 16DQ × 8 banks × 2 channels	24Mb × 16DQ × 8 banks × 2 channels	32Mb × 16DQ × 8 banks × 2 channels	48Mb × 16DQ × 8 banks × 2 channels	64Mb × 16DQ × 8 banks × 2 channels	96Mb × 16DQ × 8 banks × 2 channels	128Mb × 16DQ × 8 banks × 2 channels
Number of chan- nels (per die)	2	2	2	2	2	2	2
Number of banks (per channel)	8	8	8	8	8	8	8
Array prefetch (bits, per channel)	256	256	256	256	256	256	256
Number of rows (per channel)	16,384	24,576	32,768	49,152	65,536	98,304	131,072
Number of col- umns (fetch boun- daries)	64	64	64	64	64	64	64
Page size (bytes)	2048	2048	2048	2048	2048	2048	2048
Channel density (bits per channel)	2,147,483,648	3,221,225,472	4,294,967,296	6,442,450,944	8,589,934,592	12,884,901,888	17,179,869,184
Total density (bits per die)	4,294,967,296	6,442,450,944	8,589,934,592	12,884,901,888	17,179,869,184	25,769,803,776	34,359,738,368
Bank address	BA[2:0]						
×16 Row add	R[13:0]	R[14:0] (R13 = 0 when R14 = 1)	R[14:0]	R[15:0] (R14 = 0 when R15 = 1)	R[15:0]	R[16:0] (R15 = 0 when R16 = 1)	R[16:0]
Col. add	C[9:0]						
Burst starting address boundary	64-bit						



# 200b: x32 LPDDR4X/LPDDR4 SDRAM General LPDDR4X Specification

**Memory Density** 

Memory density

Number of chan-

(bits, per channel)

Number of rows

nels (per die)
Number of banks

(per channel)

Array prefetch

(per channel)
Configuration

(Per Die)

2Gb

2Gb

16Mb × 16 DQ

× 8 banks

1

8

256

16,384

3Gb

3Gb

24Mb × 16 DQ

× 8 banks

1

8

256

24,576

4Gb

4Gb

32Mb × 16 DQ

× 8 banks

1

8

256

32,768

6Gb

6Gb

48Mb × 16 DQ

× 8 banks

1

8

256

49,152

8Gb

8Gb

64Mb × 16 DQ

× 8 banks

1

8

256

65,536

12Gb

12Gb

96Mb × 16 DQ

× 8 banks

1

8

256

98,304

64

2048

12,884,901,888

12,884,901,888

BA[2:0] R[16:0]

(R15 = 0 whenR16 = 1)C[9:0]

64-bit

16Gb

16Gb

128Mb × 16 DQ

× 8 banks

1

8

256

131,072

64

2048

17,179,869,184

17,179,869,184

BA[2:0]

R[16:0]

C[9:0]

64-bit

(per	channel)			·		
	ber of col- s (fetch boun- s)	64	64	64	64	64
Page	size (bytes)	2048	2048	2048	2048	2048
	nel density per channel)	2,147,483,648	3,221,225,472	4,294,967,296	6,442,450,944	8,589,934,592
Total per d	density (bits lie)	2,147,483,648	3,221,225,472	4,294,967,296	6,442,450,944	8,589,934,592
Bank	address	BA[2:0]	BA[2:0]	BA[2:0]	BA[2:0]	BA[2:0]
×16	Row add	R[13:0]	R[14:0] (R13 = 0 when R14 = 1)	R[14:0]	R[15:0] (R14 = 0 when R15 = 1)	R[15:0]
	Col. add	C[9:0]	C[9:0]	C[9:0]	C[9:0]	C[9:0]
	starting ad- boundary	64-bit	64-bit	64-bit	64-bit	64-bit

lotes: 1. The lower two column addresses (C[1:0]) are assumed to be zero and are not transmitted on the CA bus.

- 2. Row and column address values on the CA bus that are not used for a particular density should be at valid logic levels.
- 3. For non-binary memory densities, only a quarter of the row address space is invalid. When the MSB address bit is HIGH, then the MSB 1 address bit must be LOW.

# 200b: x32 LPDDR4X/LPDDR4 SDRAM General LPDDR4X Specification




#### 200b: x32 LPDDR4X/LPDDR4 SDRAM General LPDDR4X Specification

#### **Simplified Bus Interface State Diagram**

The state diagram provides a simplified illustration of the bus interface, supported state transitions, and the commands that control them. For a complete description of device behavior, use the information provided in the state diagram with the truth tables and timing specifications. The truth tables describe device behavior and applicable restrictions when considering the actual state of all banks. For command descriptions, see the Commands and Timing section.

**Figure 5: Simplified State Diagram** 




Notes: 1. From the self refresh state, the device can enter power-down, MRR, MRW, or any of the training modes initiated with the MPC command. See the Self Refresh section.



# 200b: x32 LPDDR4X/LPDDR4 SDRAM General LPDDR4X Specification

- 2. All banks are precharged in the idle state.
- 3. In the case of using an MRW command to enter a training mode, the state machine will not automatically return to the idle state at the conclusion of training. See the applicable training section for more information.
- 4. In the case of an MPC command to enter a training mode, the state machine may not automatically return to the idle state at the conclusion of training. See the applicable training section for more information.
- 5. This diagram is intended to provide an overview of the possible state transitions and commands to control them; however, it does not contain the details necessary to operate the device. In particular, situations involving more than one bank are not captured in complete detail.
- 6. States that have an "automatic return" and can be accessed from more than one prior state (that is, MRW from either idle or active states) will return to the state where they were initiated (that is, MRW from idle will return to idle).
- 7. The RESET pin can be asserted from any state and will cause the device to enter the reset state. The diagram shows RESET applied from the power-on and idle states as an example, but this should not be construed as a restriction on RESET.
- 8. MRW commands from the active state cannot change operating parameters of the device that affect timing. Mode register fields which may be changed via MRW from the active state include: MR1-OP[3:0], MR1-OP[7], MR3-OP[7:6], MR10-OP[7:0], MR11-OP[7:0], MR13-OP[5], MR15-OP[7:0], MR16-OP[7:0], MR17-OP[7:0], MR20-OP[7:0], and MR22-OP[4:0].

**Figure 6: Simplified State Diagram** 



#### **Power-Up and Initialization**

To ensure proper functionality for power-up and reset initialization, default values for the MR settings are provided in the table below.



**Table 11: Mode Register Default Settings** 

Item	Mode Register Setting	Default Setting	Description
FSP-OP/WR	FSP-OP/WR MR13 OP[7:6]		FSP-OP/WR[0] are enabled
WLS	MR2 OP[6]	0b	WRITE latency set A is selected
WL	MR2 OP[5:3]	000b	WL = 4
RL	MR2 OP[2:0]	000b	RL = 6, <i>n</i> RTP = 8
<i>n</i> WR	MR1 OP[6:4]	000b	<i>n</i> WR = 6
DBI-WR/RD	MR3 OP[7:6]	00b	Write and read DBI are disabled
CA ODT	MR11 OP[6:4]	000b	CA ODT is disabled
DQ ODT	MR11 OP[2:0]	000b	DQ ODT is disabled
V <sub>REF(CA)</sub> setting	MR12 OP[6]	1b	V <sub>REF(CA)</sub> range[1] is enabled
V <sub>REF(CA)</sub> value	MR12 OP[5:0]	011101b	Range1: 50.3% of V <sub>DDQ</sub>
V <sub>REF(DQ)</sub> setting	MR14 OP[6]	1b	V <sub>REF(DQ)</sub> range[1] enabled
V <sub>REF(DQ)</sub> value	MR14 OP[5:0]	011101b	Range1: 50.3% of V <sub>DDQ</sub>

The following sequence must be used to power up the device. Unless specified otherwise, this procedure is mandatory. The power-up sequence of all channels must proceed simultaneously.

#### **Voltage Ramp**

1. While applying power (after Ta), RESET\_n should be held LOW ( $\leq\!0.2\times V_{DD2}$ ), and all other inputs must be between  $V_{IL,min}$  and  $V_{IH,max}$ . The device outputs remain at High-Z while RESET\_n is held LOW. Power supply voltage ramp requirements are provided in the table below.  $V_{DD1}$  must ramp at the same time or earlier than  $V_{DD2}$ .  $V_{DD2}$  must ramp at the same time or earlier than  $V_{DD0}$ .

**Table 12: Voltage Ramp Conditions** 

After	Applicable Conditions
Ta is reached	V <sub>DD1</sub> must be greater than V <sub>DD2</sub>
	V <sub>DD2</sub> must be greater than V <sub>DDQ</sub> - 200mV


Notes

- 1. Ta is the point when any power supply first reaches 300mV.
- 2. Voltage ramp conditions in above table apply between Ta and power-off (controlled or uncontrolled).
- 3. Tb is the point at which all supply and reference voltages are within their defined operating ranges.
- 4. Power ramp duration <sup>t</sup>INIT0 (Tb-Ta) must not exceed 20ms.
- 5. The voltage difference between any  $V_{SS}$  and  $V_{SSO}$  must not exceed 100mV.
- 2. Following completion of the voltage ramp (Tb), RESET\_n must be held LOW for  $^t IN-IT1.$  DQ, DMI, DQS\_t, and DQS\_c voltage levels must be between  $V_{SSQ}$  and  $V_{DDQ}$  during voltage ramp to avoid latch-up. CK\_t and CK\_c, CS, and CA input levels must be between  $V_{SS}$  and  $V_{DD2}$  during voltage ramp to avoid latch-up. Voltage ramp power supply requirements are provided in the table below.



3. Beginning at Tb, RESET\_n must remain LOW for at least <sup>t</sup>INIT1(Tc), after which RESET\_n can be de-asserted to HIGH(Tc). At least 10ns before CKE de-assertion, CKE is required to be set LOW. All other input signals are "Don't Care."

Figure 7: Voltage Ramp and Initialization Sequence



Note: 1. Training is optional and may be done at the system designer's discretion. The order of training may be different than what is shown here.

- 4. After RESET\_n is de-asserted(Tc), wait at least <sup>t</sup>INIT3 before activating CKE. CK\_t, CK\_c must be started and stabilized for <sup>t</sup>INIT4 before CKE goes active(Td). CS must remain LOW when the controller activates CKE.
- 5. After CKE is set to HIGH, wait a minimum of <sup>t</sup>INIT5 to issue any MRR or MRW commands(Te). For MRR and MRW commands, the clock frequency must be within the range defined for <sup>t</sup>CKb. Some AC parameters (for example, <sup>t</sup>DQSCK) could have relaxed timings (such as <sup>t</sup>DQSCKb) before the system is appropriately configured.
- 6. After completing all MRW commands to set the pull-up, pull-down, and Rx termination values, the controller can issue the ZQCAL START command to the memory(Tf). This command is used to calibrate the  $V_{OH}$  level and the output impedance over process, voltage, and temperature. In systems where more than one device share one external ZQ resistor, the controller must not overlap the ZQ calibration sequence of each device. The ZQ calibration sequence is completed after  $^tZQCAL$  (Tg). The ZQCAL LATCH command must be issued to update the DQ drivers and DQ + CA ODT to the calibrated values.
- 7. After  ${}^{t}ZQLAT$  is satisfied (Th), the command bus (internal  $V_{REF(CA)}$ , CS, and CA) should be trained for high-speed operation by issuing an MRW command (command bus training mode). This command is used to calibrate the device's internal  $V_{REF}$  and align CS/CA with CK for high-speed operation. The device will power-up with receivers configured for low-speed operations and with  $V_{REF(CA)}$  set to a default factory setting. Normal device operation at clock speeds higher than  ${}^{t}CKb$  may not be possible until command bus training is complete. The command bus training MRW command uses the CA bus as inputs for the calibration data stream, and it outputs the results asynchro-



nously on the DQ bus. See command bus training in the MRW section for information on how to enter/exit the training mode.

- 8. After command bus training, the controller must perform write leveling. Write leveling mode is enabled when MR2 OP[7] is HIGH(Ti). See the Write Leveling section for a detailed description of the write leveling entry and exit sequence. In write leveling mode, the controller adjusts write DQS timing to the point where the device recognizes the start of write DQ data burst with desired WRITE latency.
- 9. After write leveling, the DQ bus (internal  $V_{REF(DQ)}$ , DQS, and DQ) should be trained for high-speed operation using the MPC TRAINING commands and by issuing MRW commands to adjust  $V_{REF(DQ)}$ . The device will power-up with receivers configured for low-speed operations and with  $V_{REF(DQ)}$  set to a default factory setting. Normal device operation at clock speeds higher than  $^t$ CKb should not be attempted until DQ bus training is complete. The MPC[READ DQ CALIBRATION] command is used together with MPC[READ-FIFO] or MPC[WRITE-FIFO] commands to train the DQ bus without disturbing the memory array contents. See the DQ Bus Training section for more information on the DQ bus training sequence.
- 10. At Tk, the device is ready for normal operation and is ready to accept any valid command. Any mode registers that have not previously been configured for normal operation should be written at this time.

**Table 13: Initialization Timing Parameters** 

Parameter	Min	Max	Unit	Comment			
<sup>t</sup> INIT0	_	20	ms	Maximum voltage ramp time			
<sup>t</sup> INIT1	200	_	μs	μs Minimum RESET_n LOW time after completion of volta ramp			
tINIT2	10	_	ns	Minimum CKE LOW time before RESET_n goes HIGH			
tINIT3	2	_	ms	Minimum CKE LOW time after RESET_n goes HIGH			
<sup>t</sup> INIT4	5	_	<sup>t</sup> CK	Minimum stable clock before first CKE HIGH			
tINIT5	2	_	μs	Minimum idle time before first MRW/MRR command			
<sup>t</sup> CKb	Note 1, 2	Note 1, 2	ns	Clock cycle time during boot			

Notes

- 1. Minimum <sup>t</sup>CKb guaranteed by DRAM test is 18ns.
- 2. The system may boot at a higher frequency than dictated by minimum <sup>t</sup>CKb. The higher boot frequency is system dependent.

#### **Reset Initialization with Stable Power**

The following sequence is required for RESET at no power interruption initialization.

- 1. Assert RESET\_n below  $0.2 \times V_{DD2}$  anytime when reset is needed. RESET\_n needs to be maintained for minimum  $^tPW$ \_RESET. CKE must be pulled LOW at least 10ns before de-asserting RESET\_n.
- 2. Repeat steps 4–10 in Voltage Ramp section.



#### **Table 14: Reset Timing Parameter**

	Va	lue		
Parameter	Min	Max	Unit	Comment
<sup>t</sup> PW_RESET	100	-		Minimum RESET_n LOW time for reset initialization with stable power

## **Power-Off Sequence**

#### **Controlled Power-Off**

While powering off, CKE must be held LOW ( $\leq$ 0.2 ×  $V_{DD2}$ ); all other inputs must be between  $V_{IL,min}$  and  $V_{IH,max}$ . The device outputs remain at High-Z while CKE is held LOW.

DQ, DMI, DQS\_t, and DQS\_c voltage levels must be between  $V_{SSQ}$  and  $V_{DDQ}$  during the power-off sequence to avoid latch-up. CK\_t, CK\_c, CS, and CA input levels must be between  $V_{SS}$  and  $V_{DD2}$  during the power-off sequence to avoid latch-up.

Tx is the point where any power supply drops below the minimum value specified in the minimum DC Operating Condition.

Tz is the point where all power supplies are below 300mV. After Tz, the device is powered off.

#### **Table 15: Power Supply Conditions**

The voltage difference between V<sub>SS</sub> and V<sub>SSO</sub> must not exceed 100mV

Between	Applicable Conditions				
Tx and Tz	V <sub>DD1</sub> must be greater than V <sub>DD2</sub>				
	$V_{DD2}$ must be greater than $V_{DDQ}$ - 200mV				

#### **Uncontrolled Power-Off**

When an uncontrolled power-off occurs, the following conditions must be met:

- At Tx, when the power supply drops below the minimum values specified in the Recommended DC Operating Conditions table, all power supplies must be turned off and all power supply current capacity must be at zero, except for any static charge remaining in the system.
- After Tz (the point at which all power supplies first reach 300mV), the device must power off. During this period, the relative voltage between power supplies is uncontrolled.  $V_{\rm DD1}$  and  $V_{\rm DD2}$  must decrease with a slope lower than 0.5 V/µs between Tx and Tz

An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device.

#### **Table 16: Power-Off Timing**

Parameter	Symbol	Min	Max	Unit
Power-off ramp time	<sup>t</sup> POFF	1	2	sec



## **Mode Registers**

#### **Mode Register Assignments and Definitions**

Mode register definitions are provided in the Mode Register Assignments table. In the access column of the table, R indicates read-only; W indicates write-only; R/W indicates read- or write-capable or enabled. The MRR command is used to read from a register. The MRW command is used to write to a register.

### **Table 17: Mode Register Assignments**

Notes 1-5 apply to entire table

		o critic table									
MR#	MA[5:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
0	00h	Device info	R	RFU RZQI RFM			RFM	Latency	REF		
									support	mode	
1	01h	Device feature 1	W	RD-PST	n'	WR (for A	P)	RD-PRE	WR-PRE	В	L
2	02h	Device feature 2	W	WR Lev	WLS		WL			RL	
3	03h	I/O config-1	W	DBI-WR	DBI-RD		PDDS		PPRP	WR-PST	PU-CAL
4	04h	Refresh and training	R /W	TUF	Therma	al offset	PPRE	SR abort	R	efresh rat	e
5	05h	Basic config-1	R				Manufa	cturer ID			
6	06h	Basic config-2	R				Revisi	on ID1			
7	07h	Basic config-3	R				Revisi	on ID2			
8	08h	Basic config-4	R	I/O v	/idth		Der	nsity		Ту	ре
9	09h	Test mode	W			Ver	ndor-speci	fic test mo	ode		
10	0Ah	I/O calibration	W				RFU				ZQ RST
11	0Bh	ODT	W	RFU		CA ODT		RFU		DQ ODT	
12	0Ch	V <sub>REF(CA)</sub>	R/W	RFU	VR <sub>CA</sub>			V <sub>RE</sub>	F(CA)		
13	0Dh	Register control	W	FSP-OP	FSP-WR	DMD	RRO	VRCG	VRO	RPT	CBT
14	0Eh	V <sub>REF(DQ)</sub>	R/W	RFU	$VR_{DQ}$			V <sub>REI</sub>	-(DQ)		
15	0Fh	DQI-LB	W		Lo	wer-byte i	nvert regi	ster for D	Q calibrati	on	
16	10h	PASR_Bank	W				PASR ba	nk mask			
17	11h	PASR_Seg	W				PASR segr	nent mask			
18	12h	IT-LSB	R			DQ	S oscillato	r count –	LSB		
19	13h	IT-MSB	R			DQ:	S oscillato	r count – ľ	MSB		
20	14h	DQI-UB	W		Up	per-byte i	nvert regi	ster for D	Q calibrati	on	
21	15h	Vendor use	W	RFU							
22	16h	ODT feature 2	W	ODTD for x8_2ch         ODTD         ODTE         ODTE         SoC ODT           -CA         -CS         -CK							
23	17h	DQS oscillator stop	W			DQS (	oscillator i	un-time se	etting		



#### **Table 17: Mode Register Assignments (Continued)**

Notes 1-5 apply to entire table

MR#		Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
24	18h	TRR control when MR0 OP2 = 0b	R/W	TRR mode					MAC value	IAC value	
		RFM control when MR0 OP2 = 1b	R	RAAI	ММТ			RAAIMT			RFM
25	19h	PPR resources	R	В7	В6	B5	В4	В3	B2	B1	В0
26–29	1Ah~1D h	-	_			R	eserved fo	or future u	se	•	
30	1Eh	Reserved for test	W				SDRAM v	vill ignore			
31	1Fh	_	_			R	eserved fo	r future u	se		
32	20h	DQ calibration pattern A	W			See	DQ calib	ration sect	ion		
33–35	21h~23h	Do not use	_				Do n	ot use			
36	24h	RAADEC	R			RI	FU			RAA	DEC
37–38	25h~26h	Do not use	-				Do n	ot use			
39	27h	Reserved for test	W		SDRAM will ignore						
40	28h	DQ calibration pattern B	W		See DQ calibration section						
41–47	29h≈2Fh	Do not use	_				Do n	ot use			
48–63	30h≈3Fh	Reserved	_			R	eserved fo	r future u	se		

- Notes: 1. RFU bits must be set to 0 during MRW commands.
  - 2. RFU bits are read as 0 during MRR commands.
  - 3. All mode registers that are specified as RFU or write-only shall return undefined data when read via an MRR command.
  - 4. RFU mode registers must not be written.
  - 5. Writes to read-only registers will not affect the functionality of the device.

### Table 18: MR0 Device Feature 0 (MA[5:0] = 00h)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	ОР0
	RFU		RZ		RFM support	Latency mode	REF

#### **Table 19: MR0 Op-Code Bit Definitions**

Туре	OP	Definition	Notes
Read-only	OP[0]		
	,,	.,,,,	37



#### **Table 19: MR0 Op-Code Bit Definitions (Continued)**

Register Information	Туре	OP	Definition	Notes
Latency mode	Read-only	OP[1]	0b: Device supports normal latency	5, 6
			1b: Device supports byte mode latency	
RFM support	Read-only	OP[2]	0b: TRR is supported	
			1b: RFM is supported	
Built-in self-test for RZQ in-	Read-only	OP[4:3]	00b: RZQ self-test not supported	1–4
formation			01b: ZQ may connect to V <sub>SSQ</sub> or float	
			10b: ZQ may short to V <sub>DDQ</sub>	
			11b: ZQ pin self-test completed, no error condition detected (ZQ may not connect to $V_{SSQ}$ , float, or short to	
			V <sub>DDQ</sub> )	

Notes: 1. RZQI MR value, if supported, will be valid after the following sequence:

- Completion of MPC[ZQCAL START] command to either channel
- Completion of MPC[ZQCAL LATCH] command to either channel then <sup>t</sup>ZQLAT is satisfied

RZQI value will be lost after reset.

- 2. If ZQ is connected to  $V_{SSQ}$  to set default calibration, OP[4:3] must be set to 01b. If ZQ is not connected to  $V_{SSQ}$ , either OP[4:3] = 01b or OP[4:3] = 10b might indicate a ZQ pin assembly error. It is recommended that the assembly error be corrected.
- 3. In the case of possible assembly error, the device will default to factory trim settings for R<sub>ON</sub>, and will ignore ZQ CALIBRATION commands. In either case, the device may not function as intended.
- 4. If the ZQ pin self-test returns OP[4:3] = 11b, the device has detected a resistor connected to the ZQ pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor meets the specified limits (that is,  $240\Omega \pm 1\%$ ).
- 5. See byte mode addendum spec for byte mode latency details.
- 6. Byte mode latency for 2Ch. x16 device is only allowed when it is stacked in a same package with byte mode device.

#### Table 20: MR1 Device Feature 1 (MA[5:0] = 01h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
RD-PST		nWR (for AP)		RD-PRE	WR-PRE	В	BL

#### **Table 21: MR1 Op-Code Bit Definitions**

Feature	Туре	OP	Definition	Notes
BL	Write-only	OP[1:0]	00b: BL = 16 sequential (default)	1
Burst length			01b: BL = 32 sequential	
			10b: BL = 16 or 32 sequential (on-the-fly)	
			11b: Reserved	
WR-PRE	Write-only	OP[2]	0b: Reserved	5, 6
Write preamble length			1b: WR preamble = 2 × <sup>t</sup> CK	



#### **Table 21: MR1 Op-Code Bit Definitions (Continued)**

Feature	Туре	OP	Definition	Notes
RD-PRE	Write-only	OP[3]	0b: RD preamble = Static (default)	3, 5, 6
Read preamble type			1b: RD preamble = Toggle	
nWR	Write-only	OP[6:4]	000b: nWR = 6 (default)	2, 5, 6
Write-recovery for AUTO			001b: <i>n</i> WR = 10	
PRECHARGE command			010b: <i>n</i> WR = 16	
			011b: <i>n</i> WR = 20	
			100b: <i>n</i> WR = 24	
			101b: <i>n</i> WR = 30	
			110b: <i>n</i> WR = 34	
			111b: <i>n</i> WR = 40	
RD-PST	Write-only	OP[7]	0b: RD postamble = 0.5 × <sup>t</sup> CK (default)	4, 5, 6
Read postamble length			1b: RD postamble = $1.5 \times {}^{t}CK$	

#### Notes

- 1. Burst length on-the-fly can be set to either BL = 16 or BL = 32 by setting the BL bit in the command operands. See the Command Truth Table.
- 2. The programmed value of *n*WR is the number of clock cycles the device uses to determine the starting point of an internal precharge after a write burst with auto precharge (AP) enabled. See Frequency Ranges for RL, WL, and *n*WR Settings table.
- 3. For READ operations, this bit must be set to select between a toggling preamble and a non-toggling preamble (see the Preamble section).
- OP[7] provides an optional read postamble with an additional rising and falling edge of DQS\_t. The optional postamble cycle is provided for the benefit of certain memory controllers.
- 5. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address.
- 6. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, that is, the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device and may be changed without affecting device operation.

45

# **Table 22: Burst Sequence for Read**

<b>C4</b>	<b>C3</b>	C2	<b>C1</b>	C0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
16-	Bit R	EAD	Ор	erat	tion																															
V	0	0	0	0	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F																
V	0	1	0	0	4	5	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3																
V	1	0	0	0	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7																
V	1	1	0	0	С	D	Ε	F	0	1	2	3	4	5	6	7	8	9	Α	В																
32-	Bit R	EAD	Ор	erat	tion																															
0	0	0	0	0	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F
0	0	1	0	0	4	5	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13
0	1	0	0	0	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17
0	1	1	0	0	С	D	Ε	F	0	1	2	3	4	5	6	7	8	9	Α	В	1C	1D	1E	1F	10	11	12	13	14	15	16	17	18	19	1A	1B
1	0	0	0	0	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F
1	0	1	0	0	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	4	5	6	7	8	9	Α	В	C	D	Е	F	0	1	2	3
1	1	0	0	0	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17	8	9	Α	В	С	D	Ε	F	0	1	2	3	4	5	6	7
1	1	1	0	0	1C	1D	1E	1F	10	11	12	13	14	15	16	17	18	19	1A	1B	С	D	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В

Notes: 1. C[1:0] are not present on the CA bus; they are implied to be zero.

2. The starting burst address is on 64-bit (4n) boundaries.

# **Table 23: Burst Sequence for Write**

<b>C4</b>	<b>C3</b>	C2	<b>C1</b>	C0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
16-	Bit V	VRIT	ΈO	pera	tior	1																														
V	0	0	0	0	0	1	2	3	4	5	6	7	8	9	Α	В	O	D	Е	F																
32-	Bit V	VRIT	ΕO	pera	tior	1		•																												
0	0	0	0	0	0	1	2	3	4	5	6	7	8	9	Α	В	O	D	Е	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F

Notes: 1. C[1:0] are not present on the CA bus; they are implied to be zero.

- 2. The starting burst address is on 256-bit (16n) boundaries for burst length 16.
- 3. The starting burst address is on 512-bit (32n) boundaries for burst length 32.
- 4. C[3:2] must be set to 0 for all WRITE operations.

Micron Technology, Inc. reserves the right to change products or specifications without notice © 2021 Micron Technology, Inc. All rights reserved

200b: x32 LPDDR4X/LPDDR4 SDRAM General LPDDR4X Specification



### Table 24: MR2 Device Feature 2 (MA[5:0] = 02h)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
WR Lev	WLS		WL			RL	

### **Table 25: MR2 Op-Code Bit Definitions**

Feature	Туре	OP	Definition	Notes
RL	Write-only	OP[2:0]	RL and $n$ RTP for DBI-RD disabled (MR3 OP[6] = 0b)	1, 3, 4
READ latency			000b: RL = 6, nRTP = 8 (default)	
			001b: RL = 10, nRTP = 8	
			010b: RL = 14, nRTP = 8	
			011b: RL = 20, nRTP = 8	
			100b: RL = 24, nRTP = 10	
			101b: RL = 28, nRTP = 12	
			110b: RL = 32, <i>n</i> RTP = 14	
			111b: RL = 36, <i>n</i> RTP = 16	
			RL and $n$ RTP for DBI-RD enabled (MR3 OP[6] = 1b)	
			000b: RL = 6, <i>n</i> RTP = 8	
			001b: RL = 12, <i>n</i> RTP = 8	
			010b: RL = 16, <i>n</i> RTP = 8	
			011b: RL = 22, nRTP = 8	
			100b: RL = 28, <i>n</i> RTP = 10	
			101b: RL = 32, nRTP = 12	
			110b: RL = 36, nRTP = 14	
			111b: RL = 40, <i>n</i> RTP = 16	



### **Table 25: MR2 Op-Code Bit Definitions (Continued)**

Feature	Туре	OP	Definition	Notes
WL	Write-	OP[5:3]	WL set A (MR2 OP[6] = 0b)	1, 3, 4
WRITE latency	only		000b: WL = 4 (default)	
			001b: WL = 6	
			010b: WL = 8	
			011b: WL = 10	
			100b: WL = 12	
			101b: WL = 14	
			110b: WL = 16	
			111b: WL = 18	
			WL set B (MR2 OP[6] = 1b)	
			000b: WL = 4	
			001b: WL = 8	
			010b: WL = 12	
			011b: WL = 18	
			100b: WL = 22	
			101b: WL = 26	
			110b: WL = 30	
			111b: WL = 34	
WLS	Write-	OP[6]	0b: Use WL set A (default)	1, 3, 4
WRITE latency set	only		1b: Use WL set B	
WR Lev	Write-	OP[7]	0b: Disable write leveling (default)	2
Write leveling	only		1b: Enable write leveling	

- Notes: 1. See Latency Code Frequency Table for allowable frequency ranges for RL/WL/nWR.
  - 2. After an MRW command to set the write leveling enable bit (OP[7] = 1b), the device remains in the MRW state until another MRW command clears the bit (OP[7] = 0b). No other commands are allowed until the write leveling enable bit is cleared.
  - 3. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command this MR address, or read from with an MRR command to this address.
  - 4. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, that is, the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device and may be changed without affecting device operation.
  - 5. nRTP is valid for BL16 only. For BL32, the SDRAM will add 8 clocks to the nRTP value before starting a precharge.



Table 26: Frequency Ranges for RL, WL, nWR, and nRTP Settings

READ L	atency	WRITE I	Latency			Lower	Upper		
No DBI	w/DBI	Set A	Set B	<i>n</i> WR	<i>n</i> RTP	Frequency Limit (>)	Frequency Limit(≤)	Units	Notes
6	6	4	4	6	8	10	266	MHz	1–6
10	12	6	8	10	8	266	533		
14	16	8	12	16	8	533	800		
20	22	10	18	20	8	800	1066		
24	28	12	22	24	10	1066	1333		
28	32	14	26	30	12	1333	1600		
32	36	16	30	34	14	1600	1866		
36	40	18	34	40	16	1866	2133		

- Notes: 1. The device should not be operated at a frequency above the upper frequency limit or below the lower frequency limit shown for each RL, WL, or nWR value.
  - 2. DBI for READ operations is enabled in MR3 OP[6]. When MR3 OP[6] = 0, then the "No DBI" column should be used for READ latency. When MR3 OP[6] = 1, then the "w/DBI" column should be used for READ latency.
  - 3. WRITE latency set A and set B are determined by MR2 OP[6]. When MR2 OP[6] = 0, then WRITE latency set A should be used. When MR2 OP[6] = 1, then WRITE latency set B should be used.
  - 4. The programmed value for nRTP is the number of clock cycles the device uses to determine the starting point of an internal PRECHARGE operation after a READ burst with AP (auto precharge) enabled . It is determined by RU(tRTP/tCK).
  - 5. The programmed value of nWR is the number of clock cycles the device uses to determine the starting point of an internal PRECHARGE operation after a WRITE burst with AP (auto precharge) enabled. It is determined by RU(tWR/tCK).
  - 6. nRTP shown in this table is valid for BL16 only. For BL32, the device will add 8 clocks to the nRTP value before starting a precharge.

Table 27: MR3 I/O Configuration 1 (MA[5:0] = 03h)

OP7	OP6	OP5	OP4	ОРЗ	OP2	OP1	OP0
DBI-WR	DBI-RD		PDDS		PPRP	WR-PST	PU-CAL



#### **Table 28: MR3 Op-Code Bit Definitions**

Feature	Туре	OP	Definition	Notes
PU-CAL	Write-only	OP[0]	0b: V <sub>DDQ</sub> × 0.6	1–4
(Pull-up calibration point)			1b: V <sub>DDQ</sub> × 0.5 (default)	
WR-PST		OP[1]	0b: WR postamble = $0.5 \times {}^{t}CK$ (default)	2, 3, 5
(WR postamble length)			1b: WR postamble = 1.5 × <sup>t</sup> CK	
PPRP		OP[2]	0b: PPR protection disabled (default)	6
(Post-package repair protection)			1b: PPR protection enabled	
PDDS		OP[5:3]	000b: RFU	1, 2, 3
(Pull-down drive strength)			001b: R <sub>ZQ</sub> /1	
			010b: R <sub>ZQ</sub> /2	
			011b: R <sub>ZQ</sub> /3	
			100b: R <sub>ZQ</sub> /4	
			101b: R <sub>ZQ</sub> /5	
			110b: R <sub>ZQ</sub> /6 (default)	
			111b: Reserved	
DBI-RD		OP[6]	0b: Disabled (default)	2, 3
(DBI-read enable)			1b: Enabled	
DBI-WR		OP[7]	0b: Disabled (default)	2, 3
(DBI-write enable)			1b: Enabled	

**Notes** 

- 1. All values are typical. The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Recalibration may be required as voltage and temperature vary.
- 2. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 3. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, for example, the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
- 4. For dual-channel device, PU-CAL (MR3-OP[0]) must be set the same for both channels on a die. The SDRAM will read the value of only one register (Ch.A or Ch.B); the choice is vendor-specific, so both channels must be set the same.
- 5.  $1.5 \times {}^{t}CK$  apply > 1.6 GHz clock.
- 6. If MR3 OP[2] is set to 1b, PPR protection mode is enabled. The PPR protection bit is a sticky bit and can only be set to 0b by a power on reset. MR4 OP[4] controls entry to PPR mode. If PPR protection is enabled then the DRAM will not allow writing of 1b to MR4 OP[4].



#### Table 29: MR4 Device Temperature (MA[5:0] = 04h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
TUF	Therma	Thermal offset		SR abort		Refresh rate	

#### **Table 30: MR4 Op-Code Bit Definitions**

Feature	Туре	OP	Definition	Notes
Refresh rate	Read-only	OP[2:0]	000b: SDRAM low temperature operating limit exceeded	1–4,
			001b: 4x refresh	7–9
			010b: 2x refresh	
			011b: 1x refresh (default)	
			100b: 0.5x refresh	
			101b: 0.25x refresh, no derating	
			110b: 0.25x refresh, with derating	
			111b: SDRAM high temperature operating limit exceeded	
SR abort	Write	OP[3]	0b: Disable (default)	9
(Self refresh abort)			1b: Device dependent	
PPRE	Write	OP[4]	0b: Exit PPR mode (default)	5, 9
(Post-package repair entry/ exit)			1b: Enter PPR mode (Reference MR25 OP[7:0] for available PPR resources)	
Thermal offset-controller	Write	OP[6:5]	00b: No offset, 0~5°C gradient (default)	9
offset to TCSR			01b: 5°C offset, 5~10°C gradient	
			10b: 10°C offset, 10~15°C gradient	
			11b: Reserved	
TUF (Temperature update flag)	Read-only	OP7	0b: OP[2:0] No change in OP[2:0] since last MR4 read (default)	6–8
			1b: Change in OP[2:0] since last MR4 read	

- Notes: 1. The refresh rate for each MR4 OP[2:0] setting applies to <sup>t</sup>REFI, <sup>t</sup>REFIpb, and <sup>t</sup>REFW. MR4 OP[2:0] = 011b corresponds to a device temperature of 85°C. Other values require either a longer (2x, 4x) refresh interval at lower temperatures or a shorter (0.5x, 0.25x) refresh interval at higher temperatures. If MR4 OP[2] = 1b, the device temperature is greater than 85°C.
  - 2. At higher temperatures (>85°C), AC timing derating may be required. If derating is required the device will set MR4 OP[2:0] = 110b. See derating timing requirements in the AC Timing section.
  - 3. DRAM vendors may or may not report all of the possible settings over the operating temperature range of the device. Each vendor guarantees that their device will work at any temperature within the range using the refresh interval requested by their device.
  - 4. The device may not operate properly when MR4 OP[2:0] = 000b or 111b.
  - 5. Post-package repair can be entered or exited by writing to MR4 OP[4].
  - 6. When MR4 OP[7] = 1b, the refresh rate reported in MR4 OP[2:0] has changed since the last MR4 read. A mode register read from MR4 will reset MR4 OP[7] to 0b.



- 7. MR4 OP[7] = 0b at power-up. MR4 OP[2:0] bits are valid after initialization sequence (Te).
- 8. See the Temperature Sensor section for information on the recommended frequency of reading MR4.
- 9. MR4 OP[6:3] can be written in this register. All other bits will be ignored by the device during an MRW command to this register.

### Table 31: MR5 Basic Configuration 1 (MA[5:0] = 05h)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
			Manufa	cturer ID			

#### **Table 32: MR5 Op-Code Bit Definitions**

Feature	Туре	OP	Definition
Manufacturer ID	Read-only	OP[7:0]	1111 1111b : Micron
			All others: Reserved

#### Table 33: MR6 Basic Configuration 2 (MA[5:0] = 06h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			Revision	on ID1			

Note: 1. MR6 is vendor-specific.

### **Table 34: MR6 Op-Code Bit Definitions**

Feature	Туре	OP	Definition
Revision ID1	Read-only	OP[7:0]	xxxx xxxxb: Revision ID1

Note: 1. MR6 is vendor-specific.

#### Table 35: MR7 Basic Configuration 3 (MA[5:0] = 07h)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
			Revision	on ID2			

#### **Table 36: MR7 Op-Code Bit Definitions**

Feature	Туре	OP	Definition
Revision ID2	Read-only	OP[7:0]	xxxx xxxxb: Revision ID2

Note: 1. MR7 is vendor-specific.



# Table 37: MR8 Basic Configuration 4 (MA[5:0] = 08h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
I/O v	vidth		Density Type				

### **Table 38: MR8 Op-Code Bit Definitions**

Feature	Туре	OP	Definition
Туре	Read-only	OP[1:0]	00b: S16 SDRAM (16n prefetch)
			All others: Reserved
Density	Read-only	OP[5:2]	0000b: 4Gb dual-channel die/2Gb single-channel die
			0001b: 6Gb dual-channel die/3Gb single-channel die
			0010b: 8Gb dual-channel die/4Gb single-channel die
			0011b: 12Gb dual-channel die/6Gb single-channel die
			0100b: 16Gb dual-channel die/8Gb single-channel die
			0101b: 24Gb dual-channel die/12Gb single-channel die
			0110b: 32Gb dual-channel die/16Gb single-channel die
			1100b: 2Gb dual-channel die/1Gb single-channel die
			All others: Reserved
I/O width	Read-only	OP[7:6]	00b: x16/channel
			01b: x8/channel
			All others: Reserved

#### Table 39: MR9 Test Mode (MA[5:0] = 09h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			Vendor-speci	fic test mode			

### **Table 40: MR9 Op-Code Definitions**

Feature	Туре	OP	Definition
Test mode	Write-only	OP[7:0]	0000000b; Vendor-specific test mode disabled (default)

### Table 41: MR10 Calibration (MA[5:0] = 0Ah)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			RFU				ZQ RESET



#### **Table 42: MR10 Op-Code Bit Definitions**

Feature	Туре	OP Definition	
ZQ reset	Write-only	OP[0]	0b: Normal operation (default)
			1b: ZQ reset

- Notes: 1. See AC Timing table for calibration latency and timing.
  - 2. If ZQ is connected to  $V_{DDQ}$  through  $R_{ZQ}$ , either the ZQ CALIBRATION function or default calibration (via ZQ reset) is supported. If ZQ is connected to V<sub>SS</sub>, the device operates with default calibration and ZQ CALIBRATION commands are ignored. In both cases, the ZQ connection must not change after power is supplied to the device.

#### **Table 43: MR11 ODT Control (MA[5:0] = 0Bh)**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
RFU		CA ODT		RFU		DQ ODT	

#### **Table 44: MR11 Op-Code Bit Definitions**

Feature	Туре	OP	Definition	Notes
DQ ODT	Write-only	OP[2:0]	000b: Disable (default)	1, 2, 3
DQ bus receiver on-die ter-			001b: RZQ/1	
mination			010b: RZQ/2	
			011b: RZQ/3	
			100b: RZQ/4	
			101b: RZQ/5	
			110b: RZQ/6	
			111b: RFU	
CA ODT	Write-only	OP[6:4]	000b: Disable (default)	1, 2, 3
CA bus receiver on-die ter-			001b: RZQ/1	
mination			010b: RZQ/2	
			011b: RZQ/3	
			100b: RZQ/4	
			101b: RZQ/5	
			110b: RZQ/6	
			111b: RFU	

- Notes: 1. All values are typical. The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Re-calibration may be required as voltage and temperature vary.
  - 2. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
  - 3. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. The device will operate only according to the values stored



in the registers for the active set point, for example, the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device and may be changed without affecting device operation.

#### Table 45: MR12 Register Information (MA[5:0] = 0Ch)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
RFU	VR <sub>CA</sub>			$V_{REI}$	F(CA)		

#### **Table 46: MR12 Op-Code Bit Definitions**

Feature	Туре	OP	Data	Notes
V <sub>REF(CA)</sub>	Read/	OP[5:0]	000000b–110010b: See V <sub>REF</sub> Settings table	1–3, 5, 6
V <sub>REF(CA)</sub> settings	Write		All others: Reserved	
VR <sub>CA</sub>	Read/	OP[6]	0b: V <sub>REF(CA)</sub> range[0] enabled	1, 2, 4, 5,
V <sub>REF(CA)</sub> range	Write		1b: V <sub>REF(CA)</sub> range[1] enabled (default)	6

Notes

- 1. This register controls the V<sub>REF(CA)</sub> levels for frequency set point[1:0]. Values from either VR(ca)[0] or VR(ca)[1] may be selected by setting MR12 OP[6] appropriately.
- 2. A read to MR12 places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ will be set to 0. See the MRR Operation section.
- 3. A write to MR12 OP[5:0] sets the internal  $V_{REF(CA)}$  level for FSP[0] when MR13 OP[6] = 0b or sets the internal  $V_{REF(CA)}$  level for FSP[1] when MR13 OP[6] = 1b. The time required for  $V_{REF(CA)}$  to reach the set level depends on the step size from the current level to the new level. See the  $V_{REF(CA)}$  training section.
- 4. A write to MR12 OP[6] switches the device between two internal V<sub>REF(CA)</sub> ranges. The range (range[0] or range[1]) must be selected when setting the V<sub>REF(CA)</sub> register. The value, once set, will be retained until overwritten or until the next power-on or reset event.
- 5. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 6. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, for example, the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

#### Table 47: MR13 Register Control (MA[5:0] = 0Dh)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
FSP-OP	FSP-WR	DMD	RRO	VRCG	VRO	RPT	СВТ



#### **Table 48: MR13 Op-Code Bit Definition**

Feature	Туре	OP	Definition	Notes
CBT	Write-only	OP[0]	0b: Normal operation (default)	1
Command bus training			1b: Command bus training mode enabled	
RPT		OP[1]	0b: Disabled (default)	
Read preamble training			1b: Read preamble training mode enabled	
VRO	]	OP[2]	0b: Normal operation (default)	2
V <sub>REF</sub> output			1b: Output the V <sub>REF(CA)</sub> and V <sub>REF(DQ)</sub> values on DQ bits	
VRCG		OP[3]	0b: Normal operation (default)	3
V <sub>REF</sub> current generator			1b: Fast response (high current) mode	
RRO		OP[4]	0b: Disable codes 001 and 010 in MR4 OP[2:0]	4, 5
Refresh rate option			1b: Enable all codes in MR4 OP[2:0]	
DMD	]	OP[5]	0b: DATA MASK operation enabled (default)	6
Data mask disable			1b: DATA MASK operation disabled	
FSP-WR		OP[6]	0b: Frequency set point[0] (default)	7
Frequency set point write/			1b: Frequency set point[1]	
read	1			
FSP-OP		OP[7]	0b: Frequency set point[0] (default)	8
FREQUENCY SET POINT operation mode			1b: Frequency set point[1]	

- Notes: 1. A write to set OP[0] = 1 causes the LPDDR4 SDRAM to enter the command bus training mode. When OP[0] = 1 and CKE goes LOW, commands are ignored and the contents of CA[5:0] are mapped to the DQ bus. CKE must be brought HIGH before doing a MRW to clear this bit (OP[0] = 0) and return to normal operation. See the Command Bus Training section for more information.
  - 2. When set, the device will output the V<sub>REF(CA)</sub> and V<sub>REF(DQ)</sub> voltage on DQ pins. Only the "active" frequency set point, as defined by MR13 OP[7], will be output on the DQ pins. This function allows an external test system to measure the internal V<sub>REF</sub> levels. The DQ pins used for  $V_{RFF}$  output are vendor-specific.
  - 3. When OP[3] = 1, the  $V_{REF}$  circuit uses a high current mode to improve  $V_{REF}$  settling time.
  - 4. MR13 OP[4] RRO bit is valid only when MR0 OP[0] = 1. For LPDDR4 SDRAM with MR0 OP[0] = 0, MR4 OP[2:0] bits are not dependent on MR13 OP[4].
  - 5. When OP[4] = 0, only 001b and 010b in MR4 OP[2:0] are disabled. LPDDR4 SDRAM must report 011b instead of 001b or 010b in this case. Controller should follow the refresh mode reported by MR4 OP[2:0], regardless of RRO setting. TCSR function does not depend on RRO setting.
  - 6. When enabled (OP[5] = 0b) data masking is enabled for the device. When disabled (OP[5] = 1b), the device will ignore any mask patterns issued during a MASKED WRITE command. See the Data Mask section for more information.
  - 7. FSP-WR determines which frequency set point registers are accessed with MRW and MRR commands for the following functions such as V<sub>REF(CA)</sub> setting, V<sub>REF(CA)</sub> range, V<sub>REF(DO)</sub> setting, V<sub>REF(DO)</sub> range. For more information, refer to Frequency Set Point section.
  - 8. FSP-OP determines which frequency set point register values are currently used to specify device operation for the following functions such as  $V_{RFF(CA)}$  setting,  $V_{RFF(CA)}$  range,  $V_{REF(DO)}$  setting,  $V_{REF(DO)}$  range. For more information, refer to Frequency Set Point sec-



#### **Table 49: Mode Register 14 (MA[5:0] = 0Eh)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU	VR <sub>DQ</sub>			$V_{REF}$	(DQ)		

#### **Table 50: MR14 Op-Code Bit Definition**

Feature	Туре	OP	Definition	Notes
$V_{REF(DQ)}$	Read/	OP[5:0]	000000b–110010b: See V <sub>REF</sub> Settings table	1–3, 5, 6
V <sub>REF(DQ)</sub> setting	Write		All others: Reserved	
VR <sub>DQ</sub>		OP[6]	0b: V <sub>REF(DQ)</sub> range[0] enabled	1, 2, 4–6
V <sub>REF(DQ)</sub> range			1b: V <sub>REF(DQ)</sub> range[1] enabled (default)	

- Notes: 1. This register controls the V<sub>REF(DQ)</sub> levels for frequency set point[1:0]. Values from either VR<sub>DO</sub>[0] (vendor defined) or VR<sub>DO</sub>[1] (vendor defined) may be selected by setting OP[6] appropriately.
  - 2. A read (MRR) to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ shall be set to 0. See the MRR Operation section.
  - 3. A write to OP[5:0] sets the internal  $V_{REF(DQ)}$  level for FSP[0] when MR13 OP[6] = 0b, or sets FSP[1] when MR13 OP[6] = 1b. The time required for  $V_{REF(DO)}$  to reach the set level depends on the step size from the current level to the new level. See the V<sub>RFF(DO)</sub> training section.
  - 4. A write to OP[6] switches the device between two internal V<sub>REF(DQ)</sub> ranges. The range (range[0] or range[1]) must be selected when setting the V<sub>REF(DO)</sub> register. The value, once set, will be retained until overwritten, or until the next power-on or reset event.
  - 5. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
  - 6. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, for example, the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.



## Table 51: V<sub>REF</sub> Setting for Range[0] and Range[1]

Notes 1-3 apply to entire table

		Range[0	] Values	Range	[1] Values
Function	ОР	V <sub>REF(CA)</sub> (% of V <sub>DDQ</sub> ) V <sub>REF(DQ)</sub> (% of V <sub>DDQ</sub> )		V <sub>REF(CA)</sub> (% of V <sub>DDQ</sub> ) V <sub>REF(DQ)</sub> (% of V <sub>DDQ</sub> )	
V <sub>REF</sub> setting	OP[5:0]	000000b: 15.0%	011010b: 30.5%	000000b: 32.9%	011010b: 48.5%
for MR12		000001b: 15.6%	011011b: 31.1%	000001b: 33.5%	011011b: 49.1%
and MR14		000010b: 16.2%	011100b: 31.7%	000010b: 34.1%	011100b: 49.7%
		000011b: 16.8%	011101b: 32.3%	000011b: 34.7%	011101b: 50.3% (default)
		000100b: 17.4%	011110b: 32.9%	000100b: 35.3%	011110b: 50.9%
		000101b: 18.0%	011111b: 33.5%	000101b: 35.9%	011111b: 51.5%
		000110b: 18.6%	100000b: 34.1%	000110b: 36.5%	100000b: 52.1%
		000111b: 19.2%	100001b: 34.7%	000111b: 37.1%	100001b: 52.7%
		001000b: 19.8%	100010b: 35.3%	001000b: 37.7%	100010b: 53.3%
		001001b: 20.4%	100011b: 35.9%	001001b: 38.3%	100011b: 53.9%
		001010b: 21.0%	100100b: 36.5%	001010b: 38.9%	100100b: 54.5%
		001011b: 21.6%	100101b: 37.1%	001011b: 39.5%	100101b: 55.1%
		001100b: 22.2%	100110b: 37.7%	001100b: 40.1%	100110b: 55.7%
		001101b: 22.8%	100111b: 38.3%	001101b: 40.7%	100111b: 56.3%
		001110b: 23.4%	101000b: 38.9%	001110b: 41.3%	101000b: 56.9%
		001111b: 24.0%	101001b: 39.5%	001111b: 41.9%	101001b: 57.5%
		010000b: 24.6%	101010b: 40.1%	010000b: 42.5%	101010b: 58.1%
		010001b: 25.1%	101011b: 40.7%	010001b: 43.1%	101011b: 58.7%
		010010b: 25.7%	101100b: 41.3%	010010b: 43.7%	101100b: 59.3%
		010011b: 26.3%	101101b: 41.9%	010011b: 44.3%	101101b: 59.9%
		010100b: 26.9%	101110b: 42.5%	010100b: 44.9%	101110b: 60.5%
		010101b: 27.5%	101111b: 43.1%	010101b: 45.5%	101111b: 61.1%
		010110b: 28.1%	110000b: 43.7%	010110b: 46.1%	110000b: 61.7%
		010111b: 28.7%	110001b: 44.3%	010111b: 46.7%	110001b: 62.3%
		011000b: 29.3%	110010b: 44.9%	011000b: 47.3%	110010b: 62.9%
		011001b: 29.9%	All others: Reserved	011001b: 47.9%	All others: Reserved

**Notes** 

- 1. These values may be used for MR14 OP[5:0] and MR12 OP[5:0] to set the  $V_{REF(CA)}$  or  $V_{REF(DQ)}$  levels in the device.
- 2. The range may be selected in each of the MR14 or MR12 registers by setting OP[6] appropriately.
- 3. Each of the MR14 or MR12 registers represents either FSP[0] or FSP[1]. Two frequency set points each for CA and DQ are provided to allow for faster switching between terminated and unterminated operation or between different high-frequency settings, which may use different terminations values.



#### Table 52: MR15 Register Information (MA[5:0] = 0Fh)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
		Lower-	byte invert regi	ster for DQ calil	oration		

#### **Table 53: MR15 Op-code Bit Definition**

Feature	Туре	OP	Definition	Notes
Lower-byte invert for DQ calibration	Write-only	OP[7:0]	The following values may be written for any operand OP[7:0] and will be applied to the corresponding DQ locations DQ[7:0] within a byte lane	1–3
			0b: Do not invert	
			1b: Invert the DQ calibration patterns in MR32 and MR40	
			Default value for OP[7:0] = 55h	

- Notes: 1. This register will invert the DQ calibration pattern found in MR32 and MR40 for any single DQ or any combination of DQ. Example: If MR15 OP[7:0] = 00010101b, then the DQ calibration patterns transmitted on DQ[7, 6, 5, 3, 1] will not be inverted, but the DQ calibration patterns transmitted on DQ[4, 2, 0] will be inverted.
  - 2. DM[0] is not inverted and always transmits the "true" data contained in MR32 and
  - 3. No DATA BUS INVERSION (DBI) function is enacted during read DQ calibration, even if DBI is enabled in MR3-OP[6].

#### **Table 54: MR15 Invert Register Pin Mapping**

PIN	DQ0	DQ1	DQ2	DQ3	DMIO	DQ4	DQ5	DQ6	DQ7
MR15	OP0	OP1	OP2	OP3	No invert	OP4	OP5	OP6	OP7

### **Table 55: MR16 PASR Bank Mask (MA[5:0] = 010h)**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			PASR ba	nk mask			

#### **Table 56: MR16 Op-Code Bit Definitions**

Feature	Туре	OP	Definition
Bank[7:0] mask	Write-only	OP[7:0]	0b: Bank refresh enabled (default)
			1b: Bank refresh disabled

OP[n]	Bank Mask	8-Bank SDRAM
0	xxxxxxx1	Bank 0
1	xxxxxx1x	Bank 1
2	xxxxx1xx	Bank 2



OP[n]	Bank Mask	8-Bank SDRAM	
3	xxxx1xxx	Bank 3	
4	xxx1xxxx	Bank 4	
5	xx1xxxxx	Bank 5	
6	x1xxxxxx	Bank 6	
7	1xxxxxxx	Bank 7	

- Notes: 1. When a mask bit is asserted (OP[n] = 1), refresh to that bank is disabled.
  - 2. PASR bank masking is on a per-channel basis; the two channels on the die may have different bank masking in dual-channel devices.

#### Table 57: MR17 PASR Segment Mask (MA[5:0] = 11h)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
			PASR segn	nent mask			

### **Table 58: MR17 PASR Segment Mask Definitions**

Feature	eature Type OP		Definition
Segment[7:0] mask	Write-only	OP[7:0]	0b: Segment refresh enabled (default)
			1b: Segment refresh disabled

#### **Table 59: MR17 PASR Segment Mask**

				Density (per channel)							
		Segment	1Gb	2Gb	3Gb	4Gb	6Gb	8Gb	12Gb	16Gb	
Segment	OP	Mask	R[12:10]	R[13:11]	R[14:12]	R[14:12]	R[15:13]	R[15:13]	R[16:14]	R[16:14]	
0	0	XXXXXXX1		000b							
1	1	XXXXXX1X		001b							
2	2	XXXXX1XX				01	0b				
3	3	XXXX1XXX				01	1b				
4	4	XXX1XXXX				10	0b				
5	5	XX1XXXXX				10	1b				
6	6	X1XXXXXX	110b	110b	Not	110b	Not	110b	Not	110b	
7	7	1XXXXXXX	111b	111b	allowed	111b	allowed	111b	allowed	111b	

- Notes: 1. This table indicates the range of row addresses in each masked segment. "X" is "Don't Care" for a particular segment.
  - 2. PASR segment-masking is on a per-channel basis. The two channels on the die may have different segment masking in dual-channel devices.
  - 3. For 3Gb, 6Gb, and 12Gb density per channel, OP[7:6] must always be LOW (= 00b).



#### Table 60: MR18 Register Information (MA[5:0] = 12h)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
			DQS oscillato	or count - LSB			

#### **Table 61: MR18 LSB DQS Oscillator Count**

Notes 1-3 apply to entire table

Function	Туре	OP	Definition
DQS oscillator count (WR training DQS oscillator)	Read-only	OP[7:0]	0h–FFh LSB DRAM DQS oscillator count

- Notes: 1. MR18 reports the LSB bits of the DRAM DQS oscillator count. The DRAM DQS oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.
  - 2. Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS oscillator count.
  - 3. The value in this register is reset each time an MPC command is issued to start in the DQS oscillator counter.

#### Table 62: MR19 Register Information (MA[5:0] = 13h)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
			DQS oscillator	r count – MSB			

#### **Table 63: MR19 DQS Oscillator Count**

Notes 1-3 apply to the entire table

Function	Туре	OP	Definition
1 -	Read-only	OP[7:0]	0h-FFh MSB DRAM DQS oscillator count
(WR training DQS oscillator)			

- 1. MR19 reports the MSB bits of the DRAM DQS oscillator count. The DRAM DQS oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.
- 2. Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS oscillator count.
- 3. A new MPC[START DQS OSCILLATOR] should be issued to reset the contents of MR18/ MR19.

#### Table 64: MR20 Register Information (MA[5:0] = 14h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
		Upper-	byte invert regi	ister for DQ cali	bration		



#### **Table 65: MR20 Register Information**

Notes 1-3 apply to entire table

Function	Туре	OP	Definition
Upper-byte invert for DQ calibration	Write-only		The following values may be written for any operand OP[7:0] and will be applied to the corresponding DQ locations DQ[15:8] within a byte lane
			0b: Do not invert
			1b: Invert the DQ calibration patterns in MR32 and MR40
			Default value for OP[7:0] = 55h

- Notes: 1. This register will invert the DQ calibration pattern found in MR32 and MR40 for any single DQ or any combination of DQ. For example, if MR20 OP[7:0] = 00010101b, the DQ calibration patterns transmitted on DQ[15, 14, 13, 11, 9] will not be inverted, but the DQ calibration patterns transmitted on DQ[12, 10, 8] will be inverted.
  - 2. DM[1] is not inverted and always transmits the true data contained in MR32 and MR40.
  - 3. No DATA BUS INVERSION (DBI) function is enacted during read DQ calibration, even if DBI is enabled in MR3 OP[6].

#### **Table 66: MR20 Invert Register Pin Mapping**

Pin	DQ8	DQ9	DQ10	DQ11	DMI1	DQ12	DQ13	DQ14	DQ15
MR20	OP0	OP1	OP2	OP3	No invert	OP4	OP5	OP6	OP7

#### Table 67: MR21 Register Information (MA[5:0] = 15h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			RF	-U			

#### Table 68: MR22 Register Information (MA[5:0] = 16h)

OP7	OP6	OP5	OP4	ОРЗ	OP2	OP1	OP0
ODTD fo	or x8_2ch	ODTD-CA	ODTE-CS	ODTE-CK		SOC ODT	



#### **Table 69: MR22 Register Information**

Function	Туре	OP	Data	Notes
SOC ODT (controller ODT	Write-only	OP[2:0]	000b: Disable (default)	1, 2, 3
value for V <sub>OH</sub> calibration)			001b: $R_{ZQ}/1$ (Illegal if MR3 OP[0] = 0b)	
			010b: R <sub>ZQ</sub> /2	
			011b: R <sub>ZQ</sub> /3 (Illegal if MR3 OP[0] = 0b)	
			100b: R <sub>ZQ</sub> /4	
			101b: R <sub>ZQ</sub> /5 (Illegal if MR3 OP[0] = 0b)	
			110b: R <sub>ZQ</sub> /6 (Illegal if MR3 OP[0] = 0b)	
			111b: RFU	
ODTE-CK (CK ODT enabled	Write-only	OP[3]	ODT bond PAD is ignored	2, 3
for non-terminating rank)			0b: ODT-CK enable (default)	
			1b: ODT-CK disable	
ODTE-CS (CS ODT enabled	Write-only	OP[4]	ODT bond PAD is ignored	2, 3
for non-terminating rank)			0b: ODT-CS enable (default)	
			1b: ODT-CS disable	
ODTD-CA (CA ODT termina-	Write-only	OP[5]	ODT bond PAD is ignored	2, 3
tion disable)			0b: CA ODT enable (default)	
			1b: CA ODT disable	
ODTD for x8_2ch (Byte) mode	Write-only	OP[7:6]	See Byte Mode section	

- Notes: 1. All values are typical.
  - 2. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
  - 3. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, for example, the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

#### Table 70: MR23 Register Information (MA[5:0] = 17h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
		DC	QS interval time	r run-time setti	ng		



### **Table 71: MR23 Register Information**

Notes 1-2 apply to entire table

Function	Туре	OP	Data
DQS interval timer run-time	Write-only	OP[7:0]	0000000b: Disabled (default)
			00000001b: DQS timer stops automatically at the 16 <sup>th</sup> clock after timer start
			00000010b: DQS timer stops automatically at the 32 <sup>nd</sup> clock after timer start
			00000011b: DQS timer stops automatically at the 48 <sup>th</sup> clock after timer start
			00000100b: DQS timer stops automatically at the $64^{th}$ clock after timer start
			Through
			00111111b: DQS timer stops automatically at the $(63 \times 16)^{th}$ clock after timer start
			01XXXXXXb: DQS timer stops automatically at the 2048 <sup>th</sup> clock after timer start
			10XXXXXXb: DQS timer stops automatically at the 4096 <sup>th</sup> clock after timer start
			11XXXXXXb: DQS timer stops automatically at the 8192 <sup>nd</sup> clock after timer start

- Notes: 1. MPC command with OP[6:0] = 1001101b (STOP DQS INTERVAL OSCILLATOR) stops the DQS interval timer in the case of MR23 OP[7:0] = 00000000b.
  - 2. MPC command with OP[6:0] = 1001101b (STOP DQS INTERVAL OSCILLATOR) is illegal with valid nonzero values in MR23 OP[7:0].

### Table 72: MR24 Register Information (MA[5:0] = 18h) when MR0 OP[2] = 0b

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
TRR mode		TRR mode BAn		Unlimited MAC		MAC value	

#### Table 73: MR24 Register Information when MR0 OP[2] = 0b

Function	Туре	OP	Data	Notes
MAC value	Read	OP[2:0]	000b: Unknown (OP[3] = 0) or unlimited (OP[3] = 1)	1
			001b: 700K	
			010b: 600K	
			011b: 500K	
			100b: 400K	
			101b: 300K	
			110b: 200K	
			111b: Reserved	



Table 73: MR24 Register Information when MR0 OP[2] = 0b (Continued)

Function	Туре	OP	Data	Notes
Unlimited MAC	Read	OP[3]	0b: OP[2:0] defines the MAC value	2
			1b: Unlimited MAC value	
TRR mode BAn	Write	OP[6:4]	000b: Bank 0	
			001b: Bank 1	
			010b: Bank 2	
			011b: Bank 3	
			100b: Bank 4	
			101b: Bank 5	
			110b: Bank 6	
			111b: Bank 7	
TRR mode	Write	OP[7]	0b: Disabled (default)	
			1b: Enabled	

- Notes: 1. OP[2:0] = 000b Unknown means that the device is not tested for <sup>t</sup>MAC and pass/fail values are unknown. OP[2:0] = 000b Unlimited means that there is no restriction on the number of activates between refresh windows. However, specific attempts to by-pass TRR may result in data disturb.
  - 2. When OP[3] = 1b, MR24 OP[2:0] set to 000b.

Table 74: MR24 Register Information (MA[5:0] = 18h) when MR0 OP[2] = 1b

OP7	OP6	OP5	OP4	ОРЗ	OP2	OP1	ОР0
RAAI	MMT			RAAIMT			RFM

Table 75: MR24 Register Information when MR0 OP[2] = 1b

Function	Туре	OP	Data	Notes
RFM(RFM required)	Read	OP[0]	0b: RFM not required	1
			1b: RFM required	
RAAIMT (Rolling ac-	Read	OP[5:1]	00000b: Invalid	1
cumulated ACT initial			00001b: 8	
management threshold)			00010b: 16	
			11110b: 240	
			11111b: 248	
RAAMMT (Rolling ac-	Read	OP[7:6]	00b: 2X	1
cumulated ACT maxi-			01b: 4X	
mum management threshold)			10b: 6X	
un esnoid)			11b: 8X	

Note: 1. Vendor programmed.



#### Table 76: MR25 Register Information (MA[5:0] = 19h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Bank 7	Bank 6	Bank 5	Bank 4	Bank 3	Bank 2	Bank 1	Bank 0

#### **Table 77: MR25 Register Information**

Function	Туре	OP	Data			
PPR resources	Read-only	OP[7:0]	0b: PPR resource is not available			
			1b: PPR resource is available			

Note: 1. When OP[n] = 0, there is no PPR resource available for that bank. When OP[n] = 1, there is a PPR resource available for that bank, and PPR can be initiated by the controller.

#### Table 78: MR26:29 Register Information (MA[5:0] = 1Ah-1Dh)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			Reserved fo	r future use			

#### Table 79: MR30 Register Information (MA[5:0] = 1Eh)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
			Valid	0 or 1			

### **Table 80: MR30 Register Information**

Function	Туре	OP	Data
SDRAM will ignore	Write-only	OP[7:0]	Don't care

Note: 1. This register is reserved for testing purposes. The logical data values written to OP[7:0] will have no effect on SDRAM operation; however, timings need to be observed as for any other MR access command.

#### Table 81: MR31 Register Information (MA[5:0] = 1Fh)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	ОР0
			Reserved fo	r future use			

### Table 82: MR32 Register Information (MA[5:0] = 20h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
		DQ c	alibration patte	ern A (default =	5Ah)		



#### **Table 83: MR32 Register Information**

Feature	Туре	OP	Data	Notes
Return DQ calibration pat- tern MR32 + MR40	Write-only	OP[7:0]	Xb: An MPC command issued with OP[6:0] = 1000011b causes the device to return the DQ calibration pattern contained in this register and (followed by) the contents of MR40. A default pattern 5Ah is loaded at power-up or reset, or the pattern may be overwritten with a MRW to this register. The contents of MR15 and MR20 will invert the MR32/MR40 data pattern for a given DQ (see MR15/ MR20 for more information).	1, 2, 3

- Notes: 1. The patterns contained in MR32 and MR40 are transmitted on DQ[15:0] and DMI[1:0] when read DQ calibration is initiated via an MPC command. The pattern is transmitted serially on each data lane and organized little endian such that the low-order bit in a byte is transmitted first. If the data pattern is 27H, the first bit transmitted is a 1 followed by 1, 1, 0, 0, 1, 0, and 0. The bit stream will be 00100111.
  - 2. MR15 and MR20 may be used to invert the MR32/MR40 data pattern on the DQ pins. See MR15 and MR20 for more information. Data is never inverted on the DMI[1:0] pins.
  - 3. The data pattern is not transmitted on the DMI[1:0] pins if DBI-RD is disabled via MR3 OP[6].
  - 4. No DATA BUS INVERSION (DBI) function is enacted during read DQ calibration, even if DBI is enabled in MR3 OP[6].

#### Table 84: MR33:35 Register Information (MA[5:0] = 21h-23h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			Do no	ot use			

#### Table 85: MR36 Register Information (MA[5:0] = 24h)

OP7	OP6	OP5	OP4	ОРЗ	OP2	OP1	OP0
		RF	·U			RAA	ADEC

#### **Table 86: MR36 Register Information**

Feature	Туре	OP	Data	Notes
RAADEC (RAA count multi-	Read	OP[1:0]	00b: x1	1
plier per RFM command)			01b: x1.5	
			10b: x2	
			11b: RFU	

Note: 1. OP[1:0] RAADEC bits are valid only when MR0 OP[2] (RFM support) = 1.



#### Table 87: MR37:38 Register Information (MA[5:0] = 25h-26h)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0	
Do not use								

#### Table 88: MR39 Register Information (MA[5:0] = 27h)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
			Valid	0 or 1			

#### **Table 89: MR39 Register Information**

Function	Туре	OP	Data
SDRAM will ignore	Write-only	OP[7:0]	Don't care

Note: 1. This register is reserved for testing purposes. The logical data values written to OP[7:0] will have no effect on SDRAM operation; however, timings need to be observed as for any other MR access command.

#### Table 90: MR40 Register Information (MA[5:0] = 28h)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
		DQ c	alibration patte	ern B (default =	3Ch)		

#### **Table 91: MR40 Register Information**

Function	Туре	OP	Data	Notes
Return DQ calibration pat-	Write-only	OP[7:0]	Xb: A default pattern 3Ch is loaded at power-up or reset,	1, 2, 3
tern MR32 + MR40			or the pattern may be overwritten with a MRW to this	
			register. See MR32 for more information.	

- Notes: 1. The pattern contained in MR40 is concatenated to the end of MR32 and transmitted on DQ[15:0] and DMI[1:0] when read DQ calibration is initiated via an MPC command. The pattern is transmitted serially on each data lane and organized little endian such that the low-order bit in a byte is transmitted first. If the data pattern in MR40 is 27H, the first bit transmitted will be a 1, followed by 1, 1, 0, 0, 1, 0, and 0. The bit stream will be 00100111.
  - 2. MR15 and MR20 may be used to invert the MR32/MR40 data patterns on the DQ pins. See MR15 and MR20 for more information. Data is never inverted on the DMI[1:0] pins.
  - 3. The data pattern is not transmitted on the DMI[1:0] pins if DBI-RD is disabled via MR3 OP[6].
  - 4. No DATA BUS INVERSION (DBI) function is enacted during read DQ calibration, even if DBI is enabled in MR3 OP[6].



#### Table 92: MR41:47 Register Information (MA[5:0] = 29h-2Fh)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
			Do no	ot use			

#### Table 93: MR48:63 Register Information (MA[5:0] = 30h-3Fh)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
			Reserved fo	r future use			

# **Commands and Timing**

Commands transmitted on the CA bus are encoded into two parts and are latched on two consecutive rising edges of the clock. This is called 2-tick CA capture because each command requires two clock edges to latch and decode the entire command.

#### **Truth Tables**

Truth tables provide complementary information to the state diagram. They also clarify device behavior and applicable restrictions when considering the actual state of the banks.

Unspecified operations and timings are illegal. To ensure proper operation after an illegal event, the device must be either reset by asserting the RESET\_n command or powered down and then restarted using the specified initialization sequence before normal operation can continue.

CKE signal has to be held HIGH when the commands listed in the command truth table input.

#### **Table 94: Command Truth Table**

Commands are transmitted to the device across a six-lane interface and use CK, CKE, and CS to control the capture of transmitted data

				SDR C	A Pins				
Command	CS	CA0	CA1	CA2	CA3	CA4	CA5	CK Edge	Notes
MRW-1	Н	L	Н	Н	L	L	OP7	_41	1, 11
	L	MA0	MA1	MA2	MA3	MA4	MA5	2	
MRW-2	Н	L	Н	Н	L	Н	OP6		1, 11
	L	OP0	OP1	OP2	OP3	OP4	OP5	2	
MRR-1	Н	L	Н	Н	Н	L	V		1, 2, 12
	L	MA0	MA1	MA2	MA3	MA4	MA5	2	
REFRESH	Н	L	L	L	Н	L	AB	_41	1, 2, 3, 4,
(all/per bank)	L	BA0	BA1	BA2	RFM	V	V	2	14, 15
ENTER SELF RE-	Н	L	L	L	Н	Н	V		1, 2
FRESH	L			\	/			2	



#### **Table 94: Command Truth Table (Continued)**

Commands are transmitted to the device across a six-lane interface and use CK, CKE, and CS to control the capture of transmitted data

Command	CS	CA0	CA1	CA2	CA3	CA4	CA5	CK Edge	Notes	
ACTIVATE-1	Н	Н	L	R12	R13	R14	R15	_41	1, 2, 3, 11	
	L	BA0	BA1	BA2	R16	R10	R11	2		
ACTIVATE-2	Н	R17	R18	R6	R7	R8	R9	_41	1, 11, 13	
	L	R0	R1	R2	R3	R4	R5	2		
WRITE-1	Н	L	L	Н	L	L	BL		1, 2, 3, 6,	
	L	BA0	BA1	BA2	V	C9	AP		7, 9	
EXIT SELF RE-	Н	L	L	Н	L	Н	V		1, 2	
FRESH	L			,	V			2		
MASK WRITE-1	Н	L	L	Н	Н	L	BL		1, 2, 3, 5,	
	L	BA0	BA1	BA2	V	C9	AP	2	6, 7, 9	
RFU	Н	L	L	Н	Н	Н	V		1, 2	
	L			,	V		•			
RFU	Н	L	Н	L	Н	L	V		1, 2	
	L			,	V					
RFU	Н	L	Н	L H H V		1, 2				
	L		V							
READ-1	Н	L	Н	L	L	L	BL		1, 2, 3, 6,	
	L	BA0	BA1	BA2	V	C9	AP	2	7, 9	
CAS-2	Н	L	Н	L	L	Н	C8		1, 8, 9	
(WRITE-2, MASKED WRITE-2, READ-2, MRR-2, MPC (except NOP)	L	C2	СЗ	C4	C5	C6	C7			
PRECHARGE	Н	L	L	L	L	Н	AB		1, 2, 3, 4	
(all/per bank)	L	BA0	BA1	BA2	V	V	V	2		
MPC	Н	L	L	L	L	L	OP6	_41	1, 2	
(TRAIN, NOP)	L	OP0	OP1	OP2	OP3	OP4	OP5	2		
DESELECT	L			2	X		-		1, 2	

- Notes: 1. All commands except for DESELECT are two clock cycles and are defined by the current state of CS and CA[5:0] at the rising edge of the clock. DESELECT command is one clock cycle and is not latched by the device.
  - 2. V = H or L (a defined logic level); X = "Don't Care," in which case CS, CK\_t, CK\_c, and CA[5:0] can be floated.
  - 3. Bank addresses BA[2:0] determine which bank is to be operated upon.



- 4. AB HIGH during PRECHARGE or REFRESH commands indicate the command must be applied to all banks, and the bank addresses are "Don't Care."
- 5. MASK WRITE-1 command only supports BL16. For MASK WRITE-1 commands, CA5 must be driven LOW on the first rising clock cycle (R1).
- AP HIGH during a WRITE-1, MASK WRITE-1, or READ-1 command indicates that an auto precharge will occur to the bank the command is operating on. AP LOW indicates that no auto precharge will occur and the bank will remain open upon completion of the command.
- 7. When enabled in the mode register, BL HIGH during a WRITE-1, MASK-WRITE-1, or READ-1 command indicates the burst length should be set on-the-fly to BL = 32; BL LOW during one of these commands indicates the burst length should be set on-the-fly to BL = 16. If on-the-fly burst length is not enabled in the mode register, this bit should be driven to a valid level and is ignored by the device.
- 8. For CAS-2 commands (WRITE-2, MASK WRITE-2, READ-2, MRR-2, or MPC (only WRITE-FIFO, READ-FIFO, and READ DQ CALIBRATION)), C[1:0] are not transmitted on the CA [5:0] bus and are assumed to be zero. Note that for CAS-2 WRITE-2 or CAS-2 MASK WRITE-2 command, C[3:2] must be driven LOW.
- 9. WRITE-1, MASK-WRITE-1, READ-1, MODE REGISTER READ-1, or MPC (only WRITE-FIFO, READ-FIFO, and READ DQ CALIBRATION) command must be immediately followed by CAS-2 command consecutively without any other command in between. WRITE-1, MASK WRITE-1, READ-1, MRR-1, or MPC (only WRITE-FIFO, READ-FIFO, and READ DQ CALIBRATION) command must be issued first before issuing CAS-2 command. MPC (only START and STOP DQS OSCILLATOR, ZQCAL START and LATCH) commands do not require CAS-2 command; they require two additional DES or NOP commands consecutively before issuing any other commands.
- 10. The ACTIVATE-1 command must be followed by the ACTIVATE-2 command consecutively without any other command between them. The ACTIVATE-1 command must be issued prior to the ACTIVATE-2 command. When the ACTIVATE-1 command is issued, the ACTIVATE-2 command must be issued before issuing another ACTIVATE-1 command.
- The MRW-1 command must be followed by the MRW-2 command consecutively without any other command between them. The MRW-1 command must be issued prior to the MRW-2 command.
- 12. The MRR-1 command must be followed by the CAS-2 command consecutively without any other commands between them. The MRR-1 command must be issued prior to the CAS-2 command.
- 13. For device densities not requiring R17 and R18, R17 and R18 must both be driven High for every ACT-2 command to maintain backward compatibility.
- 14. CA3 R2 edge is V when RFM is not required, but becomes RFM when read-only MR24 OP[0] = 1b.
- Issuing the RFMpb or RFMab command allows the device to use the command period for additional refresh management.

#### **ACTIVATE Command**

The ACTIVATE command must be executed before a READ or WRITE command can be issued. The ACTIVATE command is issued in two parts: The bank and upper-row addresses are entered with activate-1 and the lower-row addresses are entered with ACTIVATE-2. ACTIVATE-1 and ACTIVATE-2 are executed by strobing CS HIGH while setting CA[5:0] at valid levels (see Command table) at the rising edge of CK.

The bank addresses (BA[2:0]) are used to select the desired bank. The row addresses (R[15:0]) are used to determine which row to activate in the selected bank. The ACTI-VATE-2 command must be applied before any READ or WRITE operation can be executed. The device can accept a READ or WRITE command at time <sup>t</sup>RCD after the ACTI-




VATE-2 command is sent. After a bank has been activated, it must be precharged to close the active row before another ACTIVATE-2 command can be applied to the same bank. The bank active and precharge times are defined as <sup>t</sup>RAS and <sup>t</sup>RP, respectively. The minimum time interval between successive ACTIVATE-2 commands to the same bank is determined by the row cycle time of the device (<sup>t</sup>RC). The minimum time interval between ACTIVATE-2 commands to different banks is <sup>t</sup>RRD.

Certain restrictions must be observed for bank ACTIVATE and REFpb operations.

- Four-activate window (team): No more than 4 banks may be activated (or refreshed, in the case of REFpb) per channel in a rolling team window. Convert to clocks by dividing team by team by team of the next integer value. As an example of the rolling window, if RU[(team)team) is 64 clocks, and an ACTIVATE command is issued on clock N, no more than three additional ACTIVATE commands may be issued between clock N + 1 and N + 63. REFpb also counts as bank activation for the purposes of team.
- 8-bank per channel, precharge all banks (AB) allowance: <sup>t</sup>RP for a PRECHARGE ALL BANKS command for an 8-bank device must equal <sup>t</sup>RPab, which is greater than <sup>t</sup>RPpb.


**Figure 8: ACTIVATE Command** 



Note: 1. A PRECHARGE command uses <sup>†</sup>RPab timing for all-bank precharge and <sup>†</sup>RPpb timing for single-bank precharge. In this figure, <sup>†</sup>RP is used to denote either all-bank precharge or a single-bank precharge. <sup>†</sup>CCD = MIN, 1.5*n*CK postamble, 533 MHz < clock frequency ≤ 800 MHz, ODT worst timing case.



#### Figure 9: tFAW Timing



Note: 1. REFpb may be substituted for one of the ACTIVATE commands for the purposes of <sup>t</sup>FAW.

#### **Read and Write Access Modes**

After a bank has been activated, a READ or WRITE command can be executed. This is accomplished by asserting CKE asynchronously, with CS and CA[5:0] set to the proper state (see Command Truth Table) on the rising edge of CK.

The device provides a fast column access operation. A single READ or WRITE command will initiate a burst READ or WRITE operation, where data is transferred to/from the device on successive clock cycles. Burst interrupts are not allowed; however, the optimal burst length may be set on-the-fly (see Command Truth Table).

#### **Preamble and Postamble**


The DQS strobe for the device requires a preamble prior to the first latching edge (the rising edge of DQS\_t with data valid), and it requires a postamble after the last latching edge. The preamble and postamble options are set via MODE REGISTER WRITE commands.

The read preamble is two  ${}^{t}CK$  in length and is either static or has one clock toggle before the first latching edge. The read preamble option is enabled via MRW to MR1 OP[3] (0 = Static; 1 = Toggle).

The read postamble has a programmable option to extend the postamble by 1nCK (<sup>t</sup>RPSTE). The extended postamble option is enabled via MRW to MR1 OP[7] (0 = 0.5nCK; 1 = 1.5nCK).




#### Figure 10: DQS Read Preamble and Postamble - Toggling Preamble and 0.5nCK Postamble



otes: 1. BL = 16, Preamble = Toggling, Postamble = 0.5nCK.

- 2. DQS and DQ terminated V<sub>SSQ</sub>.
- 3. DQS\_t/DQS\_c is "Don't Care" prior to the start of <sup>t</sup>RPRE. No transition of DQS is implied, as DQS\_t/DQS\_c can be HIGH, LOW, or High-Z prior to <sup>t</sup>RPRE.

Figure 11: DQS Read Preamble and Postamble – Static Preamble and 1.5nCK Postamble




lotes: 1. BL:

- 1. BL = 16, Preamble = Static, Postamble = 1.5nCK (extended).
- 2. DQS and DQ terminated  $V_{SSQ}$ .
- 3. DQS\_t/DQS\_c is "Don't Care" prior to the start of <sup>t</sup>RPRE. No transition of DQS is implied, as DQS\_t/DQS\_c can be HIGH, LOW, or High-Z prior to <sup>t</sup>RPRE.




Figure 12: DQS Write Preamble and Postamble - 0.5nCK Postamble



- Notes: 1. BL = 16, Postamble = 0.5nCK.
  - 2. DQS and DQ terminated V<sub>SSO</sub>.
  - 3. DQS\_t/DQS\_c is "Don't Care" prior to the start of tWPRE. No transition of DQS is implied, as DQS\_t/DQS\_c can be HIGH, LOW, or High-Z prior to tWPRE.



Figure 13: DQS Write Preamble and Postamble - 1.5nCK Postamble



- Notes: 1. BL = 16, Postamble = 1.5nCK.
  - 2. DQS and DQ terminated V<sub>SSO</sub>.
  - 3. DQS\_t/DQS\_c is "Don't Care" prior to the start of tWPRE. No transition of DQS is implied, as DQS\_t/DQS\_c can be HIGH, LOW, or High-Z prior to <sup>t</sup>WPRE.




### **Burst READ Operation**

A burst READ command is initiated with CKE, CS, and CA[5:0] asserted to the proper state on the rising edge of CK, as defined by the Command Truth Table. The command address bus inputs determine the starting column address for the burst. The two low-order address bits are not transmitted on the CA bus and are implied to be 0; therefore, the starting burst address is always a multiple of four (that is, 0x0, 0x4, 0x8, 0xC).

The READ latency (RL) is defined from the last rising edge of the clock that completes a READ command (for example, the second rising edge of the CAS-2 command) to the rising edge of the clock from which the  ${}^tDQSCK$  delay is measured. The first valid data is available RL  $\times$   ${}^tCK$  +  ${}^tDQSCK$  +  ${}^tDQSQ$  after the rising edge of clock that completes a READ command.

The data strobe output is driven <sup>t</sup>RPRE before the first valid rising strobe edge. The first data bit of the burst is synchronized with the first valid (post-preamble) rising edge of the data strobe. Each subsequent data-out appears on each DQ pin, edge-aligned with the data strobe. At the end of a burst, the DQS signals are driven for another half cycle postamble, or for a 1.5-cycle postamble if the programmable postamble bit is set in the mode register. The RL is programmed in the mode registers. Pin timings for the data strobe are measured relative to the cross-point of DQS t and DQS c.


#### Figure 14: Burst Read Timing



- Notes:
- 1. BL = 32 for column n, BL = 16 for column m, RL = 14, Preamble = Toggle, Postamble = 0.5nCK, DQ/DQS:  $V_{SSQ}$  termination.
- 2.  $D_{OUT} n/m = data-out from column n and column m.$
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.




Figure 15: Burst Read Followed by Burst Write or Burst Mask Write



Notes: 1. BL = 16, Read preamble = Toggle, Read postamble = 0.5nCK, Write preamble = 2nCK, Write postamble = 0.5nCK, DQ/DQS:  $V_{SSQ}$  termination.

- 2.  $D_{OUT} n = data-out$  from column n and  $D_{IN} n = data-in$  to column n.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 16: Seamless Burst Read** 




Notes: 1. BL = 16,  $^{\dagger}$ CCD = 8, Preamble = Toggle, Postamble = 0.5nCK, DQ/DQS:  $V_{SSO}$  termination.

- 2.  $D_{OUT} n/m = data-out from column n and column m.$
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.



#### **Read Timing**

#### Figure 17: Read Timing



Notes:

- 1. BL = 16, Preamble = Toggling, Postamble = 0.5nCK.
- 2. DQS, DQ, and DMI terminated V<sub>SSO</sub>.
- 3. Output driver does not turn on before an endpoint of <sup>t</sup>LZ(DQS) and <sup>t</sup>LZ(DQ).
- 4. Output driver does not turn off before an endpoint of <sup>t</sup>HZ(DQS) and <sup>t</sup>HZ(DQ).

### <sup>t</sup>LZ(DQS), <sup>t</sup>LZ(DQ), <sup>t</sup>HZ(DQS), <sup>t</sup>HZ(DQ) Calculation


'HZ and 'LZ transitions occur in the same time window as valid data transitions. These parameters are referenced to a specific voltage level that specifies when the device output is no longer driving 'HZ(DQS) and 'HZ(DQ), or begins driving 'LZ(DQS) and 'LZ(DQ). This section shows a method to calculate the point when the device is no longer driving 'HZ(DQS) and 'HZ(DQ), or begins driving 'LZ(DQS) and 'LZ(DQ), by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. The parameters 'LZ(DQS), 'LZ(DQ), 'HZ(DQS), and 'HZ(DQ) are defined as single ended.



### <sup>t</sup>LZ(DQS) and <sup>t</sup>HZ(DQS) Calculation for ATE (Automatic Test Equipment)

#### Figure 18: tLZ(DQS) Method for Calculating Transitions and Endpoint

CK\_t - CK\_c crossing at the second CAS-2 of READ command




Notes: 1. Conditions for calibration: Pull down driver  $R_{ON} = 40$  ohms,  $V_{OH} = V_{DDQ} \times 0.5$ .

- 2. Termination condition for DQS\_t and DQS\_C = 50 ohms to  $V_{SSQ}$ .
- 3. The  $V_{OH}$  level depends on MR22 OP[2:0] and MR3 OP[0] settings as well as device tolerances. Use the actual  $V_{OH}$  value for  ${}^tHZ$  and  ${}^tLZ$  measurements.

Figure 19: tHZ(DQS) Method for Calculating Transitions and Endpoint

CK\_t - CK\_c crossing at the second CAS-2 of READ command



Notes: 1. Conditions for calibration: Pull down driver  $R_{ON} = 40$  ohms,  $V_{OH} = V_{DDQ} \times 0.5$ .

2. Termination condition for DQS\_t and DQS\_C = 50 ohms to  $V_{SSO}$ .



3. The  $V_{OH}$  level depends on MR22 OP[2:0] and MR3 OP[0] settings as well as device tolerances. Use the actual V<sub>OH</sub> value for <sup>t</sup>HZ and <sup>t</sup>LZ measurements.


Table 95: Reference Voltage for <sup>t</sup>LZ(DQS), <sup>t</sup>HZ(DQS) Timing Measurements

Measured Parameter	Measured Parameter Symbol	Vsw1	Vsw2	Unit
DQS_c Low-Z time from CK_t, CK_c	<sup>t</sup> LZ(DQS)	0.4 × V <sub>OH</sub>	0.6 × V <sub>OH</sub>	V
DQS_c High-Z time from CK_t, CK_c	<sup>t</sup> HZ(DQS)	0.4 × V <sub>OH</sub>	0.6 × V <sub>OH</sub>	

#### <sup>t</sup>LZ(DQ) and <sup>t</sup>HZ(DQ) Calculation for ATE (Automatic Test Equipment)

## Figure 20: <sup>t</sup>LZ(DQ) Method for Calculating Transitions and Endpoint

CK\_t - CK\_c crossing at the second CAS-2 of READ command




- Notes: 1. Conditions for calibration: Pull down driver  $R_{ON} = 40$  ohms,  $V_{OH} = V_{DDQ} \times 0.5$ .
  - 2. Termination condition for DQ and DMI = 50 ohms to  $V_{SSO}$ .
  - 3. The V<sub>OH</sub> level depends on MR22 OP[2:0] and MR3 OP[0] settings as well as device tolerances. Use the actual V<sub>OH</sub> value for <sup>t</sup>HZ and <sup>t</sup>LZ measurements.



Figure 21: <sup>t</sup>HZ(DQ) Method for Calculating Transitions and Endpoint

CK\_t - CK\_c crossing at the second CAS-2 of READ command



Notes: 1. Conditions for calibration: Pull down driver  $R_{ON} = 40$  ohms,  $V_{OH} = V_{DDQ} \times 0.5$ .

- 2. Termination condition for DQ and DMI = 50 ohms to  $V_{SSO}$ .
- 3. The  $V_{OH}$  level depends on MR22 OP[2:0] and MR3 OP[0] settings as well as device tolerances. Use the actual  $V_{OH}$  value for  ${}^tHZ$  and  ${}^tLZ$  measurements.

Table 96: Reference Voltage for <sup>t</sup>LZ(DQ), <sup>t</sup>HZ(DQ) Timing Measurements

Measured Parameter	Measured Parameter Symbol	Vsw1	Vsw2	Unit
DQ Low-Z time from CK_t, CK_c	<sup>t</sup> LZ(DQ)	0.4 × V <sub>OH</sub>	0.6 × V <sub>OH</sub>	V
DQ High-Z time from CK_t, CK_c	<sup>t</sup> HZ(DQ)	0.4 × V <sub>OH</sub>	0.6 × V <sub>OH</sub>	




## **Burst WRITE Operation**

A burst WRITE command is initiated with CKE, CS, and CA[5:0] asserted to the proper state at the rising edge of CK, as defined by the Command Truth Table. Column addresses C[3:2] should be driven LOW for burst WRITE commands, and column addresses C[1:0] are not transmitted on the CA bus and are assumed to be zero so that the starting column burst address is always aligned with a 32-byte boundary. The WRITE latency (WL) is defined from the last rising edge of the clock that completes a WRITE command (for example, the second rising edge of the CAS-2 command) to the rising edge of the clock from which  $^t$ DQSS is measured. The first valid latching edge of DQS must be driven WL ×  $^t$  CK +  $^t$ DQSS after the rising edge of clock that completes a WRITE command.

The device uses an unmatched DQS DQ path for lower power, so the DQS strobe must arrive at the SDRAM ball prior to the DQ signal by <sup>t</sup>DQS2DQ. The DQS strobe output must be driven <sup>t</sup>WPRE before the first valid rising strobe edge. The <sup>t</sup>WPRE preamble is required to be 2 × <sup>t</sup>CK at any speed ranges. The DQS strobe must be trained to arrive at the DQ pad latch center-aligned with the DQ data. The DQ data must be held for TdiVW, and the DQS must be periodically trained to stay roughly centered in the TdiVW. Burst data is captured by the SDRAM on successive edges of DQS until the 16- or 32-bit data burst is complete. The DQS strobe must remain active (toggling) for <sup>t</sup>WPST (write postamble) after the completion of the burst WRITE. After a burst WRITE operation, <sup>t</sup>WR must be satisfied before a PRECHARGE command to the same bank can be issued. Signal input timings are measured relative to the cross point of DQS\_t and DQS\_c.



**Figure 22: Burst WRITE Operation** 




Don't Care

- Notes: 1. BL = 16, Write postamble = 0.5nCK, DQ/DQS:  $V_{SSO}$  termination.
  - 2.  $D_{IN} n = data-in to column n$ .
  - 3. tWR starts at the rising edge of CK after the last latching edge of DQS.
  - 4. DES commands are shown for ease of illustration; other commands may be valid at these times.



### Figure 23: Burst Write Followed by Burst Read



Don't Care


Notes

- 1. BL = 16, Write postamble = 0.5nCK, DQ/DQS:  $V_{SSQ}$  termination.
- 2.  $D_{IN} n = data-in to column n$ .
- 3. The minimum number of clock cycles from the burst WRITE command to the burst READ command for any bank is [WL + 1 + BL/2 + RU(<sup>t</sup>WTR/<sup>t</sup>CK)].
- 4. tWTR starts at the rising edge of CK after the last latching edge of DQS.
- 5. DES commands are shown for ease of illustration; other commands may be valid at these times.



#### **Write Timing**

### **Figure 24: Write Timing**




- Notes: 1. BL = 16, Write postamble = 0.5nCK.
  - 2.  $D_{IN} n = data-in to column n$ .
  - 3. DES commands are shown for ease of illustration; other commands may be valid at these times.



### <sup>t</sup>WPRE Calculation for ATE (Automatic Test Equipment)

#### Figure 25: Method for Calculating tWPRE Transitions and Endpoints




Note: 1. Termination condition for DQS\_t, DQS\_c, DQ, and DMI = 50 ohms to  $V_{SSQ}$ .

Table 97: Method for Calculating <sup>t</sup>WPRE Transitions and Endpoints

Measured Parameter	Measured Parameter Symbol	Vsw1	Vsw2	Unit
DQS_t, DQS_c differential write preamble	<sup>t</sup> WPRE	$V_{IHL\_AC} \times 0.3$	$V_{IHL\_AC} \times 0.7$	V

#### <sup>t</sup>WPST Calculation for ATE (Automatic Test Equipment)

### Figure 26: Method for Calculating <sup>t</sup>WPST Transitions and Endpoints



Notes: 1. Termination condition for DQS\_t, DQS\_c, DQ, and DMI = 50 ohms to  $V_{SSO}$ .

- 2. Write postamble: 0.5<sup>t</sup>CK
- 3. The method for calculating differential pulse widths for 1.5<sup>t</sup>CK postamble is same as 0.5<sup>t</sup>CK postamble.




Table 98: Reference Voltage for <sup>t</sup>WPST Timing Measurements

Measured Parameter	Measured Parameter Symbol	Vsw1	Vsw2	Unit
DQS_t, DQS_c differential write postamble	<sup>t</sup> WPST	$-(V_{IHL\_AC} \times 0.7)$	$-(V_{IHL\_AC} \times 0.3)$	V

### **MASK WRITE Operation**

The device requires that WRITE operations that include a byte mask anywhere in the burst sequence must use the MASK WRITE command. This allows the device to implement efficient data protection schemes based on larger data blocks. The MASK WRITE-1 command is used to begin the operation, followed by a CAS-2 command. A MASKED WRITE command to the same bank cannot be issued until <sup>t</sup>CCDMW later, to allow the device to finish the internal READ-MODIFY-WRITE operation. One data-mask-invert (DMI) pin is provided per byte lane, and the data-mask-invert timings match data bit (DQ) timing. See Data Mask Invert for more information on the use of the DMI signal.

Figure 27: MASK WRITE Command - Same Bank




Notes

- 1. BL = 16, Write postamble = 0.5nCK, DQ/DQS:  $V_{SSQ}$  termination.
- 2.  $D_{IN} n = data-in to column n$ .
- 3. Mask-write supports only BL16 operations. For BL32 configuration, the system needs to insert only 16-bit wide data for MASKED WRITE operation.
- 4. DES commands are shown for ease of illustration; other commands may be valid at these time.



Figure 28: MASK WRITE Command - Different Bank



Notes:

- 1. BL = 16, DQ/DQS/DMI:  $V_{SSQ}$  termination.
- 2.  $D_{IN} n = data-in to column n$ .
- 3. Mask-write supports only BL16 operations. For BL32 configuration, the system needs to insert only 16-bit wide data for MASKED WRITE operation.
- 4. DES commands are shown for ease of illustration; other commands may be valid at these time.



#### **Mask Write Timing Constraints for BL16**

### **Table 99: Same Bank (ODT Disabled)**

Next CMD Current CMD	ACTIVE	READ (BL = 16 or 32)	WRITE (BL = 16 or 32)	MASK WRITE	PRECHARGE
ACTIVE	Illegal	RU( <sup>t</sup> RCD/ <sup>t</sup> CK)	RU( <sup>t</sup> RCD/ <sup>t</sup> CK)	RU( <sup>t</sup> RCD <sup>/t</sup> CK)	RU( <sup>t</sup> RAS/ <sup>t</sup> CK)
READ (with BL = 16)	Illegal	81	RL + RU( <sup>†</sup> DQSCK(MAX)/ <sup>†</sup> CK) + BL/2 - WL + <sup>†</sup> WPRE + RD( <sup>†</sup> RPST)	RL + RU( <sup>t</sup> DQSCK(MAX)/ <sup>t</sup> CK) + BL/2 - WL + <sup>t</sup> WPRE + RD( <sup>t</sup> RPST)	BL/2 + MAX{(8,RU( <sup>t</sup> RTP/ <sup>t</sup> CK)} - 8
READ (with BL = 32)	Illegal	16 <sup>2</sup>	RL + RU( <sup>†</sup> DQSCK(MAX)/ <sup>†</sup> CK) + BL/2 - WL + <sup>†</sup> WPRE + RD( <sup>†</sup> RPST)	RL + RU( <sup>t</sup> DQSCK(MAX)/ <sup>t</sup> CK) + BL/2 - WL + <sup>t</sup> WPRE + RD( <sup>t</sup> RPST)	BL/2 + MAX{(8,RU( <sup>t</sup> RTP/ <sup>t</sup> CK)} - 8
WRITE (with BL = 16)	Illegal	WL + 1+ BL/2 + RU( <sup>t</sup> WTR/ <sup>t</sup> CK)	81	<sup>t</sup> CCDMW <sup>3</sup>	WL + 1 + BL/2 + RU( <sup>t</sup> WR/ <sup>t</sup> CK)
WRITE (with BL = 32)	Illegal	WL + 1 + BL/2 + RU( <sup>t</sup> WTR/ <sup>t</sup> CK)	16 <sup>2</sup>	<sup>t</sup> CCDMW + 8 <sup>4</sup>	WL + 1 + BL/2 + RU( <sup>t</sup> WR/ <sup>t</sup> CK)
MASK WRITE	Illegal	WL + 1 + BL/2 + RU( <sup>t</sup> WTR/ <sup>t</sup> CK)	<sup>t</sup> CCD	<sup>t</sup> CCDMW <sup>3</sup>	WL + 1 + BL/2 + RU( <sup>t</sup> WR/ <sup>t</sup> CK)
PRECHARGE	RU( <sup>t</sup> RP/ <sup>t</sup> CK), RU( <sup>t</sup> RPab/ <sup>t</sup> CK)	Illegal	Illegal	Illegal	4

- Notes: 1. In the case of BL = 16,  ${}^{t}CCD$  is 8 ×  ${}^{t}CK$ .
  - 2. In the case of BL = 32,  ${}^{t}CCD$  is 16  $\times$   ${}^{t}CK$ .
  - 3.  ${}^{t}CCDMW = 32 \times {}^{t}CK (4 \times {}^{t}CCD \text{ at BL} = 16).$
  - 4. WRITE with BL = 32 operation is  $8 \times {}^{t}CK$  longer than BL = 16.

### **Table 100: Different Bank (ODT Disabled)**

Next CMD Current CMD	ACTIVE	READ (BL = 16 or 32)	WRITE (BL = 16 or 32)	MASK WRITE	PRECHARGE
ACTIVE	RU( <sup>t</sup> RRD/ <sup>t</sup> CK)	4	4	4	2 <sup>2</sup>
READ (with BL = 16)	4	8 <sup>1</sup>	RL + RU( <sup>†</sup> DQSCK(MAX)/ <sup>†</sup> CK) + BL/2 - WL + <sup>†</sup> WPRE + RD( <sup>†</sup> RPST)	<sup>t</sup> CK) + BL/2 - WL +	2 <sup>2</sup>
READ (with BL = 32)	4	16 <sup>2</sup>	RL + RU( <sup>†</sup> DQSCK(MAX)/ <sup>†</sup> CK) + BL/2 - WL + <sup>†</sup> WPRE + RD( <sup>†</sup> RPST)	RL + RU( <sup>t</sup> DQSCK(MAX)/ <sup>t</sup> CK) + BL/2 - WL + <sup>t</sup> WPRE + RD( <sup>t</sup> RPST)	2 <sup>2</sup>
WRITE (with BL = 16)	4	WL + 1+ BL/2 + RU( <sup>t</sup> WTR/ <sup>t</sup> CK)	81	81	2 <sup>2</sup>
WRITE (with BL = 32)	4	WL + 1 + BL/2 + RU( <sup>t</sup> WTR/ <sup>t</sup> CK)	16 <sup>2</sup> 16 <sup>2</sup>		2 <sup>2</sup>
MASK WRITE	4	WL + 1 + BL/2 + RU( <sup>t</sup> WTR/ <sup>t</sup> CK)	81	81	2 <sup>2</sup>



## **Table 100: Different Bank (ODT Disabled) (Continued)**

Next CMD Current CMD	ACTIVE	READ (BL = 16 or 32)	WRITE (BL = 16 or 32)	MASK WRITE	PRECHARGE
PRECHARGE	4	4	4	4	4

Notes: 1. In the case of BL = 16,  ${}^{t}CCD$  is 8 ×  ${}^{t}CK$ 

2. In the case of BL = 32,  ${}^{t}CCD$  is  $16 \times {}^{t}CK$ 

### **Table 101: Same Bank (ODT Enabled)**

Next CMD Current CMD	ACTIVE	READ (BL = 16 or 32)	WRITE (BL = 16 or 32)	MASK WRITE	PRECHARGE
ACTIVE	Illegal	RU( <sup>t</sup> RCD/ <sup>t</sup> CK)	RU( <sup>t</sup> RCD/ <sup>t</sup> CK)	RU( <sup>t</sup> RCD <sup>/t</sup> CK)	RU( <sup>t</sup> RAS/ <sup>t</sup> CK)
READ (with BL = 16)	Illegal	8 <sup>1</sup>	RL + RU( <sup>†</sup> DQSCK(MAX)/ <sup>†</sup> CK) + BL/2 + RD( <sup>†</sup> RPST) - ODTLon - RD( <sup>†</sup> ODTon(MIN)/ <sup>†</sup> CK)	RL + RU( <sup>†</sup> DQSCK(MAX)/ <sup>†</sup> CK) + BL/2 + RD( <sup>†</sup> RPST) - ODTLon - RD( <sup>†</sup> ODTon(MIN)/ <sup>†</sup> CK)	BL/2 + MAX{(8,RU( <sup>t</sup> RTP/ <sup>t</sup> CK)} - 8
READ (with BL = 32)	Illegal	16 <sup>2</sup>	RL + RU( <sup>t</sup> DQSCK(MAX)/ <sup>t</sup> CK) + BL/2 + RD( <sup>t</sup> RPST) - ODTLon - RD( <sup>t</sup> ODTon(MIN)/ <sup>t</sup> CK)	RL + RU( <sup>†</sup> DQSCK(MAX)/ <sup>†</sup> CK) + BL/2 + RD( <sup>†</sup> RPST) - ODTLon - RD( <sup>†</sup> ODTon(MIN)/ <sup>†</sup> CK)	BL/2 + MAX{(8,RU( <sup>t</sup> RTP/ <sup>t</sup> CK)} - 8
WRITE (with BL = 16)	Illegal	WL + 1+ BL/2 + RU( <sup>t</sup> WTR/ <sup>t</sup> CK)	81	<sup>t</sup> CCDMW <sup>3</sup>	WL + 1 + BL/2 + RU( <sup>t</sup> WR/ <sup>t</sup> CK)
WRITE (with BL = 32)	Illegal	WL + 1 + BL/2 + $RU(^tWTR/^tCK)$	16 <sup>2</sup>	<sup>t</sup> CCDMW + 8 <sup>4</sup>	WL + 1 + BL/2 + RU( <sup>t</sup> WR/ <sup>t</sup> CK)
MASK WRITE	Illegal	WL + 1 + BL/2 + RU( <sup>t</sup> WTR/ <sup>t</sup> CK)	<sup>t</sup> CCD	<sup>t</sup> CCDMW <sup>3</sup>	WL + 1 + BL/2 + RU( <sup>t</sup> WR/ <sup>t</sup> CK)
PRECHARGE	RU( <sup>t</sup> RP/ <sup>t</sup> CK), RU( <sup>t</sup> RPab/ <sup>t</sup> CK)	Illegal	Illegal	Illegal	4

- Notes: 1. In the case of BL = 16,  ${}^{t}CCD$  is 8 ×  ${}^{t}CK$ .
  - 2. In the case of BL = 32,  ${}^{t}CCD$  is 16 ×  ${}^{t}CK$ .
  - 3.  ${}^{t}CCDMW = 32 \times {}^{t}CK (4 \times {}^{t}CCD \text{ at BL} = 16).$
  - 4. WRITE with BL = 32 operation is  $8 \times {}^{t}CK$  longer than BL = 16.

### **Table 102: Different Bank (ODT Enabled)**

Next CMD Current CMD	ACTIVE	READ (BL = 16 or 32)	WRITE (BL = 16 or 32)	MASK WRITE	PRECHARGE
ACTIVE	RU( <sup>t</sup> RRD/ <sup>t</sup> CK)	4	4	4	2 <sup>2</sup>
READ (with BL = 16)	4	81	1 ' ' '	RL + RU( <sup>†</sup> DQSCK(MAX)/ <sup>†</sup> CK) + BL/2 + RD( <sup>†</sup> RPST) - ODTLon - RD( <sup>†</sup> ODTon(MIN)/ <sup>†</sup> CK)	2 <sup>2</sup>



**Table 102: Different Bank (ODT Enabled) (Continued)** 

Next CMD Current CMD	ACTIVE	READ (BL = 16 or 32)	WRITE (BL = 16 or 32)	MASK WRITE	PRECHARGE
READ (with BL = 32)	4	16 <sup>2</sup>	RL + RU(	RL + RU( <sup>†</sup> DQSCK(MAX)/ <sup>†</sup> CK) + BL/2 + RD( <sup>†</sup> RPST) - ODTLon - RD( <sup>†</sup> ODTon(MIN)/ <sup>†</sup> CK)	2 <sup>2</sup>
WRITE (with BL = 16)	4	WL + 1+ BL/2 + RU( <sup>t</sup> WTR/ <sup>t</sup> CK)	81	8 <sup>1</sup>	2 <sup>2</sup>
WRITE (with BL = 32)	4	WL + 1 + BL/2 + RU( <sup>t</sup> WTR/ <sup>t</sup> CK)	16 <sup>2</sup>	16 <sup>2</sup>	2 <sup>2</sup>
MASK WRITE	4	WL + 1 + BL/2 + RU( <sup>t</sup> WTR/ <sup>t</sup> CK)	81	81	2 <sup>2</sup>
PRECHARGE	4	4	4	4	4

lotes:

- 1. In the case of BL = 16,  ${}^{t}CCD$  is 8 ×  ${}^{t}CK$ .
- 2. In the case of BL = 32,  ${}^{t}CCD$  is 16  $\times$   ${}^{t}CK$ .

### Data Mask and Data Bus Inversion (DBI [DC]) Function

Data mask (DM) is supported for WRITE operations and the data bus inversion DBI (DC) is supported for READ, WRITE, MASK WRITE, MRR, and MRW operations. DM and DBI (DC) functions are supported with byte granularity. DBI (DC) for READ operations (READ, MRR) can be enabled or disabled via MR3 OP[6]. DBI (DC) for WRITE operations (WRITE, MASK WRITE, MRW) can be enabled or disabled via MR3 OP[7]. DM for MASK WRITE operations can be enabled or disabled via MR13 OP[5]. The device has one data mask inversion (DMI) pin per byte and a total of two DMI pins per channel. The DMI signal is a bidirectional DDR signal, is sampled with the DQ signals, and is electrically identical to a DQ signal.

There are eight possible states for the device with the DM and DBI (DC) functions.

Table 103: Function Behavior of DMI Signal During WRITE, MASKED WRITE, and READ Operations

			DMI Signal						
DM Function	Write DBI (DC)	Read DBI (DC)	During WRITE	During MASKED WRITE	During READ	During MPC[WRIT E-FIFO]	During MPC[READ- FIFO]	During MPC[READ DQ CAL]	
Disabled	Disabled	Disabled	Don't Care <sup>1</sup>	Illegal <sup>1</sup> , <sup>3</sup>	High-Z <sup>2</sup>	Don't Care <sup>1</sup>	High-Z <sup>2</sup>	High-Z <sup>2</sup>	
Disabled	Enabled	Disabled	DBI (DC) <sup>4</sup>	Illegal <sup>3</sup>	High-Z <sup>2</sup>	Train <sup>9</sup>	Train <sup>10</sup>	Train <sup>11</sup>	
Disabled	Disabled	Enabled	Don't Care <sup>1</sup>	Illegal <sup>3</sup>	DBI (DC) <sup>5</sup>	Train <sup>9</sup>	Train <sup>10</sup>	Train <sup>11</sup>	
Disabled	Enabled	Enabled	DBI (DC) <sup>4</sup>	Illegal <sup>3</sup>	DBI (DC) <sup>5</sup>	Train <sup>9</sup>	Train <sup>10</sup>	Train <sup>11</sup>	
Enabled	Disabled	Disabled	Don't Care <sup>6</sup>	DM <sup>7</sup>	High-Z <sup>2</sup>	Train <sup>9</sup>	Train <sup>10</sup>	Train <sup>11</sup>	
Enabled	Enabled	Disabled	DBI (DC) <sup>4</sup>	DBI (DC) <sup>8</sup>	High-Z <sup>2</sup>	Train <sup>9</sup>	Train <sup>10</sup>	Train <sup>11</sup>	
Enabled	Disabled	Enabled	Don't Care <sup>6</sup>	DM <sup>7</sup>	DBI (DC) <sup>5</sup>	Train <sup>9</sup>	Train <sup>10</sup>	Train <sup>11</sup>	




### Table 103: Function Behavior of DMI Signal During WRITE, MASKED WRITE, and READ Operations (Continued)

			DMI Signal					
DM Function	Write DBI (DC)	Read DBI (DC)	During WRITE	During MASKED WRITE	During READ	During MPC[WRIT E-FIFO]	During MPC[READ- FIFO]	During MPC[READ DQ CAL]
Enabled	Enabled	Enabled	DBI (DC) <sup>4</sup>	DBI (DC) <sup>8</sup>	DBI (DC) <sup>5</sup>	Train <sup>9</sup>	Train <sup>10</sup>	Train <sup>11</sup>

- Notes: 1. The DMI input signal is "Don't Care." DMI input receivers are turned off.
  - 2. DMI output drivers are turned off.
  - 3. The MASK WRITE command is not allowed and is considered an illegal command when the DM function is disabled.
  - 4. The DMI signal is treated as DBI and indicates whether the device needs to invert the write data received on DQ within a byte. The device inverts write data received on the DQ inputs if DMI is sampled HIGH and leaves the write data non-inverted if DMI is sampled LOW.
  - 5. The device inverts read data on its DQ outputs associated within a byte and drives the DMI signal HIGH when more than four data bits = 1 within a given byte lane; otherwise, the device does not invert the read data and drives DMI signal LOW.
  - 6. The device does not perform a MASK operation when it receives a WRITE (or MRW) command. During the WRITE burst, the DMI signal must be driven LOW.
  - 7. The device requires an explicit MASKED WRITE command for all MASKED WRITE operations. The DMI signal is treated as a data mask (DM) and indicates which bytes within a burst will be masked. When the DMI signal is sampled HIGH, the device masks that beat of the burst for the given byte lane. All DQ input signals within a byte are "Don't Care" (either HIGH or LOW) when DMI is HIGH. When the DMI signal is sampled LOW, the device does not perform a MASK operation and data received on the DQ inputs is written to the array.
  - 8. The device requires an explicit MASKED WRITE command for all MASKED WRITE operations. The device masks the write data received on the DQ inputs if five or more data bits = 1 on DQ[2:7] or DQ[10:15] (for lower byte or upper byte respectively) and the DMI signal is LOW. Otherwise, the device does not perform the MASK operation and treats it as a legal DBI pattern. The DMI signal is treated as a DBI signal, and data received on the DQ input is written to the array.
  - 9. The DMI signal is treated as a training pattern. The device does not perform any MASK operation and does not invert write data received on the DQ inputs.
  - 10. The DMI signal is treated as a training pattern. The device returns the data pattern written to the WRITE-FIFO.
  - 11. The DMI signal is treated as a training pattern. For more information, see the Read DQ Calibration Training section.



Figure 29: MASKED WRITE Command with Write DBI Enabled; DM Enabled




Notes

- 1. N: Input data is written to DRAM cell.
- 2. I: Input data is inverted, then written to DRAM cell.
- 3. M: Input data is masked. The total count of 1 data bits on DQ[7:2] is equal to or greater than five.
- 4. Data mask (DM) is enable: MR13 OP [5] = 0, Data bus inversion (DBI) write is enable: MR3 OP[7] = 1.



Figure 30: WRITE Command with Write DBI Enabled; DM Disabled



otes: 1. N: Input data is written to DRAM cell.

- 2. I: Input data is inverted, then written to DRAM cell.
- 3. Data mask (DM) is disable: MR13 OP [5] = 1, Data bus inversion (DBI) write is enable: MR3 OP[7] = 1.



## **WRITE and MASKED WRITE Operation DQS Control (WDQS Control)**

The device supports WRITE, MASKED WRITE, and WR-FIFO operations with the following DQS controls. Before and after WRITE, MASKED WRITE, and WR-FIFO operations, DQS\_t, and DQS\_c are required to have sufficient voltage gap to make sure the write buffers operate normally without any risk of meta-stability.

The device is supported by either of the two WDQS control modes below.

- · Mode 1: Read-based control
- Mode 2: WDQS on / WDQS off definition based control

Regardless of ODT enable/disable, WDQS-related timing described here does not allow any change of existing command timing constraints for all READ/WRITE operations. In case of any conflict or ambiguity on the command timing constraints caused by the specification here, the specification defined in the Timing Constraints for Training Commands table should have higher priority than WDQS control requirements.


To prevent write preamble related failure, either of the two WDQS controls to the device should be supported.

### **WDQS Control Mode 1 - Read-Based Control**

The device needs to be guaranteed the differential WDQS, but the differential WDQS can be controlled as described below. WDQS control requirements here can be ignored while differential read DQS is operated or while DQS hands over from read to write or vice versa.

- 1. When WRITE/MASKED WRITE command is issued, SoC makes the transition from driving DQS\_c HIGH to driving differential DQS\_t/DQS\_c, followed by normal differential burst on DQS pins.
- 2. At the end of post amble of WRITE/MASKED WRITE burst, SoC resumes driving DQS\_c HIGH through the subsequent states except for DQS toggling and DQS turn around time of WT-RD and RD-WT as long as CKE is HIGH.
- 3. When CKE is LOW, the state of DQS t/DQS c is allowed to be "Don't Care."

Figure 31: WDQS Control Mode 1



#### WDQS Control Mode 2 - WDQS\_On/Off

After WRITE/MASKED WRITE command is issued, DQS\_t and DQS\_c required to be differential from WDQS\_on, and DQS\_t and DQS\_c can be "Don't Care" status from WDQS\_off of WRITE/MASKED WRITE command. When ODT is enabled, WDQS\_on and WDQS\_off timing is located in the middle of the operations. When host disables ODT, WDQS\_on and WDQS\_off constraints conflict with 'RTW. The timing does not



conflict when ODT is enabled because WDQS\_on and WDQS\_off timing is covered in ODTLon and ODTLoff. However, regardless of ODT on/off, WDQS\_on/off timing below does not change any command timing constraints for all read and write operations. To prevent the conflict, WDQS\_on/off requirement can be ignored where WDQS\_on/off timing is overlapped with read operation period including READ burst period and <sup>1</sup>RPST or overlapped with turn-around time (RD-WT or WT-RD). In addition, the period during DQS toggling caused by read and write can be counted as WDQS\_on/off.

#### **Parameters**

- WDQS\_on: The maximum delay from WRITE/MASKED WRITE command to differential DQS\_t and DQS\_c
- WDQS\_off: The minimum delay for DQS\_t and DQS\_c differential input after the last WRITE/MASKED WRITE command
- WDQS\_Exception: The period where WDQS\_on and WDQS\_off timing is overlapped with READ operation or with DQS turn around (RD-WT, WT-RD)
  - WDQS\_Exception @ ODT disable = MAX(WL-WDQS\_on +  ${}^{t}$ DQSTA  ${}^{t}$ WPRE n  ${}^{t}$ CK, 0  ${}^{t}$ CK) where RD to WT command gap =  ${}^{t}$ RTW(MIN)@ODT disable + n  ${}^{t}$ CK
  - WDQS\_Exception @ ODT enable = <sup>t</sup>DQSTA

Table 104: WDQS On/WDQS Off Definition

WRITE Latency				WDQS_On (Max)		WDQS_Off (Min)		Lower Frequency	Upper Frequency
Set A	Set B	<i>n</i> WR	nRTP	Set A	Set B	Set A	Set B	Limit (>)	Limit (≤)
4	4	6	8	0	0	15	15	10	266
6	8	10	8	0	0	18	20	266	533
8	12	16	8	0	6	21	25	533	800
10	18	20	8	4	12	24	32	800	1066
12	22	24	10	4	14	27	37	1066	1333
14	26	30	12	6	18	30	42	1333	1600
16	30	34	14	6	20	33	47	1600	1866
18	34	40	16	8	24	36	52	1866	2133

Notes:

- 1. WDQS\_on/off requirement can be ignored when WDQS\_on/off timing is overlapped with READ operation period including READ burst period and <sup>t</sup>RPST or overlapped with turn-around time (RD-WT or WT-RD).
- 2. DQS toggling period caused by read and write can be counted as WDQS\_on/off.

Table 105: WDQS On/WDQS Off Allowable Variation Range

	Min	Max	Unit
WDQS_on	-0.25	0.25	<sup>t</sup> CK(avg)
WDQS_off	-0.25	0.25	<sup>t</sup> CK(avg)




**Table 106: DQS Turn-Around Parameter** 

Parameter	Description	Value	Unit	Note
<sup>t</sup> DQSTA	Turn-around time RDQS to WDQS for WDQS control case	TBD	_	1

1. tDQSTA is only applied to WDQS\_exception case when WDQS Control. Except for WDQS Control, <sup>t</sup>DQSTA can be ignored.


**Figure 32: Burst WRITE Operation** 



- Notes: 1. BL=16, Write postamble = 0.5nCK, DQ/DQS:  $V_{SSQ}$  termination.
  - 2. DI n = data-in to column n.
  - 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  - 4. DRAM  $R_{TT}$  is only applied when ODT is enabled (MR11 OP[2:0] is not 000b).



Figure 33: Burst READ Followed by Burst WRITE or Burst MASKED WRITE (ODT Disable)




Notes

- 1. BL = 16, Read preamble = Toggle, Read postamble = 0.5nCK, Write preamble = 2nCK, Write postamble = 0.5nCK.
- 2. DO n = data-out from column n, DI n = data-in to column n.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. WDQS\_on and WDQS\_off requirement can be ignored where WDQS\_on/off timing is overlapped with READ operation period including READ burst period and <sup>t</sup>RPST or overlapped with turn-around time (RD-WT or WT-RD).



Figure 34: Burst READ Followed by Burst WRITE or Burst MASKED WRITE (ODT Enable)



Notes

- BL = 16, Read preamble = Toggle, Read postamble = 0.5nCK, Write preamble = 2nCK, Write postamble = 0.5nCK, DQ/DQS: V<sub>SSO</sub> termination.
- 2. DO n = data-out from column n, DI n = data-in to column n.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. WDQS\_on and WDQS\_off requirement can be ignored where WDQS\_on/off timing is overlapped with READ operation period including READ burst period and <sup>t</sup>RPST or overlapped with turn-around time (RD-WT or WT-RD).

#### **Preamble and Postamble Behavior**

#### **Preamble, Postamble Behavior in READ-to-READ Operations**

The following illustrations show the behavior of the device's read DQS\_t and DQS\_c pins during cases where the preamble, postamble, and/or data clocking overlap.

DQS will be driven with the following priority

- 1. Data clocking edges will always be driven
- 2. Postamble
- 3. Preamble


Essentially the data clocking, preamble, and postamble will be ordered such that all edges will be driven.

Additional examples of seamless and borderline non-overlapping cases have been included for clarity.



#### **READ-to-READ Operations – Seamless**

Figure 35: READ Operations: <sup>t</sup>CCD = MIN, Preamble = Toggle, 1.5nCK Postamble




Notes: 1. BL = 16 for column n and column m; RL = 6; Preamble = Toggle; Postamble = 1.5nCK.

- 2.  $D_{OUT} n/m = data-out from column n and column m.$
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.




#### **READ-to-READ Operations – Consecutive**

Figure 36: Seamless READ: <sup>t</sup>CCD = MIN + 1, Preamble = Toggle, 1.5nCK Postamble



- Notes: 1. BL = 16 for column n and column m; RL = 6; Preamble = Toggle; Postamble = 1.5nCK.
  - 2.  $D_{OUT} n/m = data-out from column n and column m.$
  - 3. DES commands are shown for ease of illustration; other commands may be valid at these times.

Figure 37: Consecutive READ: <sup>t</sup>CCD = MIN + 1, Preamble = Toggle, 0.5nCK Postamble




1. BL = 16 for column n and column m; RL = 6; Preamble = Toggle; Postamble = 0.5nCK.

2.  $D_{OUT} n/m = data-out from column n and column m.$ 



3. DES commands are shown for ease of illustration; other commands may be valid at these times.


Figure 38: Consecutive READ: <sup>t</sup>CCD = MIN + 1, Preamble = Static, 1.5*n*CK Postamble



lotes:

- 1. BL = 16 for column n and column m; RL = 6; Preamble = Static; Postamble = 1.5nCK.
- 2.  $D_{OUT} n/m = data-out from column n and column m.$
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.

Figure 39: Consecutive READ: <sup>t</sup>CCD = MIN + 1, Preamble = Static, 0.5*n*CK Postamble




Notes: 1. BL = 16 for column n and column m; RL = 6; Preamble = Static; Postamble = 0.5nCK.



- 2.  $D_{OUT} n/m = data-out from column n and column m.$
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.


Figure 40: Consecutive READ: <sup>t</sup>CCD = MIN + 2, Preamble = Toggle, 1.5*n*CK Postamble



- Notes: 1. BL = 16 for column n and column m; RL = 6; Preamble = Toggle; Postamble = 1.5nCK.
  - 2.  $D_{OUT} n/m = data-out from column n and column m.$
  - 3. DES commands are shown for ease of illustration; other commands may be valid at these times.




Figure 41: Consecutive READ: tCCD = MIN + 2, Preamble = Toggle, 0.5nCK Postamble



- Notes: 1. BL = 16 for column n and column m; RL = 6; Preamble = Toggle; Postamble = 0.5nCK.
  - 2.  $D_{OUT} n/m = \text{data-out from column } n \text{ and column } m$ .
  - 3. DES commands are shown for ease of illustration; other commands may be valid at these times.

Figure 42: Consecutive READ: <sup>t</sup>CCD = MIN + 2, Preamble = Static, 1.5*n*CK Postamble




1. BL = 16 for column n and column m; RL = 6; Preamble = Static; Postamble = 1.5nCK.

2.  $D_{OUT} n/m = data-out from column n and column m.$ 



3. DES commands are shown for ease of illustration; other commands may be valid at these times.

Figure 43: Consecutive READ: <sup>t</sup>CCD = MIN + 2, Preamble = Static, 0.5*n*CK Postamble




Notes:

- 1. BL = 16 for column n and column m; RL = 6; Preamble = Static; Postamble = 0.5nCK.
- 2.  $D_{OUT} n/m = data-out from column n and column m.$
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.




Figure 44: Consecutive READ: <sup>t</sup>CCD = MIN + 3, Preamble = Toggle, 1.5*n*CK Postamble



- Notes: 1. BL = 16 for column n and column m; RL = 6; Preamble = Toggle; Postamble = 1.5nCK.
  - 2.  $D_{OUT} n/m = data-out from column n and column m.$
  - 3. DES commands are shown for ease of illustration; other commands may be valid at these times.


Figure 45: Consecutive READ: <sup>t</sup>CCD = MIN + 3, Preamble = Toggle, 0.5nCK Postamble



- Notes: 1. BL = 16 for column n and column m; RL = 6; Preamble = Toggle; Postamble = 0.5nCK.
  - 2.  $D_{OUT} n/m = data-out from column n and column m$ .
  - 3. DES commands are shown for ease of illustration; other commands may be valid at these times.




Figure 46: Consecutive READ: <sup>t</sup>CCD = MIN + 3, Preamble = Static, 1.5*n*CK Postamble



- Notes: 1. BL = 16 for column n and column m; RL = 6; Preamble = Static; Postamble = 1.5nCK.
  - 2.  $D_{OUT} n/m = \text{data-out from column } n \text{ and column } m$ .
  - 3. DES commands are shown for ease of illustration; other commands may be valid at these times.

Figure 47: Consecutive READ: <sup>t</sup>CCD = MIN + 3, Preamble = Static, 0.5nCK Postamble




- Notes: 1. BL = 16 for column n and column m; RL = 6, Preamble = Static; Postamble = 0.5nCK
  - 2.  $D_{OUT} n/m = data-out from column n and column m.$
  - 3. DES commands are shown for ease of illustration; other commands may be valid at these times.



#### **WRITE-to-WRITE Operations – Seamless**


Figure 48: Seamless WRITE: <sup>t</sup>CCD = MIN, 0.5*n*CK Postamble



- Notes: 1. BL = 16, Write postamble = 0.5nCK.
  - 2.  $D_{IN} n/m = data-in from column n and column m.$
  - 3. The minimum number of clock cycles from the burst WRITE command to the burst WRITE command for any bank is BL/2.
  - 4. DES commands are shown for ease of illustration; other commands may be valid at these times.




Figure 49: Seamless WRITE: tCCD = MIN, 1.5nCK Postamble, 533 MHz < Clock Frequency ≤ 800 MHz, **ODT Worst Timing Case** 



- Notes: 1. Clock frequency = 800 MHz, <sup>t</sup>CK(AVG) = 1.25ns.
  - 2. BL = 16, Write postamble = 1.5nCK.
  - 3.  $D_{IN} n/m = data-in from column n and column m.$
  - 4. The minimum number of clock cycles from the burst WRITE command to the burst WRITE command for any bank is BL/2.
  - 5. DES commands are shown for ease of illustration; other commands may be valid at these times.



Figure 50: Seamless WRITE: <sup>t</sup>CCD = MIN, 1.5*n*CK Postamble




- Notes: 1. BL = 16, Write postamble = 1.5nCK.
  - 2.  $D_{IN} n/m = data-in from column n and column m.$
  - 3. The minimum number of clock cycles from the burst WRITE command to the burst WRITE command for any bank is BL/2.
  - 4. DES commands are shown for ease of illustration; other commands may be valid at these times.




#### **WRITE-to-WRITE Operations - Consecutive**

Figure 51: Consecutive WRITE: <sup>t</sup>CCD = MIN + 1, 0.5*n*CK Postamble



- Notes: 1. BL = 16, Write postamble = 0.5nCK.
  - 2.  $D_{IN} n/m = data-in from column n and column m.$
  - 3. DES commands are shown for ease of illustration; other commands may be valid at

Figure 52: Consecutive WRITE: <sup>t</sup>CCD = MIN + 1, 1.5*n*CK Postamble




Notes: 1. BL = 16, Write postamble = 1.5nCK.

2.  $D_{IN} n/m = data-in from column n and column m.$ 



3. DES commands are shown for ease of illustration; other commands may be valid at these times.


Figure 53: Consecutive WRITE: <sup>t</sup>CCD = MIN + 2, 0.5nCK Postamble



Notes:

- 1. BL = 16, Write postamble = 0.5nCK.
- 2.  $D_{IN} n/m = data-in from column n and column m.$
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.

Figure 54: Consecutive WRITE: <sup>t</sup>CCD = MIN + 2, 1.5nCK Postamble




Notes: 1. BL = 16, Write postamble = 1.5nCK.



- 2.  $D_{IN} n/m = data-in from column n and column m.$
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.


Figure 55: Consecutive WRITE: <sup>t</sup>CCD = MIN + 3, 0.5nCK Postamble



- Notes: 1. BL = 16, Write postamble = 0.5nCK.
  - 2.  $D_{IN} n/m = data-in from column n and column m.$
  - 3. DES commands are shown for ease of illustration; other commands may be valid at these times.




Figure 56: Consecutive WRITE: <sup>t</sup>CCD = MIN + 3, 1.5nCK Postamble



- Notes: 1. BL = 16, Write postamble = 1.5nCK.
  - 2.  $D_{IN} n/m = data-in from column n and column m.$
  - 3. DES commands are shown for ease of illustration; other commands may be valid at these times.

Figure 57: Consecutive WRITE: <sup>t</sup>CCD = MIN + 4, 1.5*n*CK Postamble



- Notes: 1. BL = 16, Write postamble = 1.5nCK.
  - 2.  $D_{IN} n/m = data-in from column n and column m.$
  - 3. DES commands are shown for ease of illustration; other commands may be valid at these times.



### PRECHARGE Operation

The PRECHARGE command is used to precharge or close a bank that has been activated. The PRECHARGE command is initiated with CKE, CS, and CA[5:0] in the proper state (see Command Truth Table). The PRECHARGE command can be used to precharge each bank independently or all banks simultaneously. The all banks (AB) flag and the bank address bit are used to determine which bank(s) to precharge. The precharged bank(s) will be available for subsequent row access <sup>t</sup>RPab after an all-bank PRECHARGE command is issued, or <sup>t</sup>RPpb after a single-bank PRECHARGE command is issued.

To ensure that the device can meet the instantaneous current demands, the row precharge time for an all-bank PRECHARGE ( <sup>t</sup>RPab) is longer than the per-bank precharge time (<sup>t</sup>RPpb).

**Table 107: Precharge Bank Selection** 

AB (CA[5], R1)	BA2 (CA[2], R2)	BA1 (CA[1], R2)	BA0 (CA[0], R2)	Precharged Bank
0	0	0	0	Bank 0 only
0	0	0	1	Bank 1 only
0	0	1	0	Bank 2 only
0	0	1	1	Bank 3 only
0	1	0	0	Bank 4 only
0	1	0	1	Bank 5 only
0	1	1	0	Bank 6 only
0	1	1	1	Bank 7 only
1	Don't Care	Don't Care	Don't Care	All banks

#### **Burst READ Operation Followed by Precharge**

The PRECHARGE command can be issued as early as BL/2 clock cycles after a READ command, but the PRECHARGE command cannot be issued until after <sup>t</sup>RAS is satisfied. A new bank ACTIVATE command can be issued to the same bank after the row precharge time (<sup>t</sup>RP) has elapsed. The minimum read-to-precharge time must also satisfy a minimum analog time from the second rising clock edge of the CAS-2 command. <sup>t</sup>RTP begins BL/2 - 8 clock cycles after the READ command.



Figure 58: Burst READ Followed by Precharge – BL16, Toggling Preamble, 0.5nCK Postamble





Figure 59: Burst READ Followed by Precharge - BL32, 2<sup>t</sup>CK, 0.5*n*CK Postamble




#### **Burst WRITE Followed by Precharge**

A write recovery time (tWR) must be provided before a PRECHARGE command may be issued. This delay is referenced from the next rising edge of CK after the last valid DQS clock of the burst.

Devices write data to the memory array in prefetch multiples (prefetch = 16). An internal WRITE operation can only begin after a prefetch group has been clocked; therefore,  ${}^{t}WR$  starts at the prefetch boundaries. The minimum write-to-precharge time for commands to the same bank is WL + BL/2 + 1 + RU( ${}^{t}WR$ / ${}^{t}CK$ ) clock cycles.



Figure 60: Burst WRITE Followed by PRECHARGE - BL16, 2nCK Preamble, 0.5nCK Postamble



### **Auto Precharge**

Before a new row can be opened in an active bank, the active bank must be precharged using either the PRECHARGE command or the auto precharge (AP) function. When a READ or a WRITE command is issued to the device, the AP bit (CA5) can be set to enable the active bank to automatically begin precharge at the earliest possible moment during the burst READ or WRITE cycle.

If AP is LOW when the READ or WRITE command is issued, the normal READ or WRITE burst operation is executed, and the bank remains active at the completion of the burst.

If AP is HIGH when the READ or WRITE command is issued, the auto PRECHARGE function is engaged. This feature enables the PRECHARGE operation to be partially or completely hidden during burst READ cycles (dependent upon READ or WRITE latency), thus improving system performance for random data access.

#### **Burst READ With Auto Precharge**

If AP is HIGH when a READ command is issued, the READ with AUTO PRECHARGE function is engaged. The devices start an AUTO PRECHARGE operation on the rising edge of the clock at BL/2 after the second beat of the READ w/AP command, or BL/4 - 4 + RU( $^{t}$ RTP/ $^{t}$ CK) clock cycles after the second beat of the READ w/AP command, whichever is greater. Following an AUTO PRECHARGE operation, an ACTIVATE command can be issued to the same bank if the following two conditions are both satisfied:

- 1. The RAS precharge time (<sup>t</sup>RP) has been satisfied from the clock at which the auto precharge began, and
- 2. The RAS cycle time (<sup>t</sup>RC) from the previous bank activation has been satisfied.



Figure 61: Burst READ With Auto Precharge – BL16, Non-Toggling Preamble, 0.5nCK Postamble





Figure 62: Burst READ With Auto Precharge - BL32, Toggling Preamble, 1.5nCK Postamble



#### **Burst WRITE With Auto Precharge**

If AP is HIGH when a WRITE command is issued, the WRITE with AUTO PRECHARGE function is engaged. The device starts an auto precharge on the rising edge <sup>t</sup>WR cycles after the completion of the burst WRITE.

Following a WRITE with AUTO PRECHARGE, an ACTIVATE command can be issued to the same bank if the following conditions are met:

1. The RAS precharge time (<sup>t</sup>RP) has been satisfied from the clock at which the auto precharge began, and



2. The RAS cycle time (<sup>t</sup>RC) from the previous bank activation has been satisfied.

Figure 63: Burst WRITE With Auto Precharge - BL16, 2nCK Preamble, 0.5nCK Postamble




Table 108: Timing Between Commands (PRECHARGE and AUTO PRECHARGE): DQ ODT is Disable

From Command	To Command	Minimum Delay Between "From Command" and "To Command"	Unit	Notes
READ	PRECHARGE	<sup>t</sup> RTP	<sup>t</sup> CK	1, 6
BL = 16	(to same bank as READ)			
	PRECHARGE ALL	<sup>t</sup> RTP	<sup>t</sup> CK	1, 6
READ BL = 32	"From Command" and "To Command" RECHARGE to same bank as READ)  RECHARGE ALL  RECHARGE to same bank as READ)  RECHARGE to same bank as READ)  RECHARGE ALL  RECHARGE to same bank as READ w/AP)  RECHARGE to same bank as READ w/AP)  RECHARGE ALL  RECHARGE ALL  RECHARGE to same bank as READ w/AP)  RECHARGE ALL  RECHARGE ALL  RECHARGE TO SAME BANK AS READ W/AP)  RECHARGE ALL  RECHARGE  RECHAR	8 <sup>t</sup> CK + <sup>t</sup> RTP	<sup>t</sup> CK	1, 6
	PRECHARGE ALL	8 <sup>t</sup> CK + <sup>t</sup> RTP	<sup>t</sup> CK	1, 6
READ w/AP BL = 16	PRECHARGE (to same bank as READ w/AP)	nRTP	<sup>t</sup> CK	1, 10
	PRECHARGE ALL	nRTP	<sup>t</sup> CK	1, 10
	ACTIVATE (to same bank as READ w/AP)	nRTP + <sup>t</sup> RPpb	<sup>t</sup> CK	1, 8, 10
	WRITE or WRITE w/AP (same bank)	Illegal	-	
	MASK-WR or MASK-WR w/AP (same bank)	Illegal	-	
	WRITE or WRITE w/AP (different bank)	RL + RU( ${}^{t}$ DQSCK(MAX)/ ${}^{t}$ CK) + BL/2 + RD( ${}^{t}$ RPST) - WL + ${}^{t}$ WPRE	<sup>t</sup> CK	3, 4, 5
	MASK-WR or MASK-WR w/AP (different bank)	RL + RU( ${}^{t}$ DQSCK(MAX)/ ${}^{t}$ CK) + BL/2 + RD( ${}^{t}$ RPST) - WL + ${}^{t}$ WPRE	<sup>t</sup> CK	3, 4, 5
	READ or READ w/AP (same bank)	Illegal	-	
	READ or READ w/AP (different bank)	BL/2	<sup>t</sup> CK	3



# Table 108: Timing Between Commands (PRECHARGE and AUTO PRECHARGE): DQ ODT is Disable (Continued)

		Minimum Delay Between		
From Command	To Command	"From Command" and "To Command"	Unit	Notes
READ w/AP BL = 32	PRECHARGE (to same bank as READ w/AP)	8 <sup>t</sup> CK + nRTP	<sup>t</sup> CK	1, 10
	PRECHARGE ALL	8 <sup>t</sup> CK + nRTP	<sup>t</sup> CK	1, 10
	ACTIVATE (to same bank as READ w/AP)	8 <sup>t</sup> CK + nRTP + <sup>t</sup> RPpb	<sup>t</sup> CK	1, 8, 10
	WRITE or WRITE w/AP (same bank)	Illegal	_	
	MASK-WR or MASK-WR w/AP (same bank)	Illegal	_	
	WRITE or WRITE w/AP (different bank)	RL + RU( ${}^{t}$ DQSCK(MAX)/ ${}^{t}$ CK) + BL/2 + RD( ${}^{t}$ RPST) - WL + ${}^{t}$ WPRE	<sup>t</sup> CK	3, 4, 5
	MASK-WR or MASK-WR w/AP (different bank)	RL + RU( ${}^{t}$ DQSCK(MAX)/ ${}^{t}$ CK) + BL/2 + RD( ${}^{t}$ RPST) - WL + ${}^{t}$ WPRE	<sup>t</sup> CK	3, 4, 5
	READ or READ w/AP (same bank)	Illegal	_	
	READ or READ w/AP (different bank)	BL/2	<sup>t</sup> CK	3
WRITE BL = 16 and 32	PRECHARGE (to same bank as WRITE)	WL + BL/2 + <sup>t</sup> WR + 1	<sup>t</sup> CK	1, 7
	PRECHARGE ALL	WL + BL/2 + <sup>t</sup> WR + 1	<sup>t</sup> CK	1, 7
MASK-WR BL = 16	PRECHARGE (to same bank as MASK-WR)	WL + BL/2 + <sup>t</sup> WR + 1	<sup>t</sup> CK	1, 7
	PRECHARGE ALL	WL + BL/2 + <sup>t</sup> WR + 1	<sup>t</sup> CK	1, 7
WRITE w/AP BL = 16 and 32	PRECHARGE (to same bank as WRITE w/AP)	WL + BL/2 + nWR + 1	<sup>t</sup> CK	1, 11
	PRECHARGE ALL	WL + BL/2 + nWR + 1	<sup>t</sup> CK	1, 11
	ACTIVATE (to same bank as WRITE w/AP)	$WL + BL/2 + nWR + 1 + {}^{t}RPpb$	<sup>t</sup> CK	1, 8, 11
	WRITE or WRITE w/AP (same bank)	Illegal	-	
	READ or READ w/AP (same bank)	Illegal	-	
	WRITE or WRITE w/AP (different bank)	BL/2	<sup>t</sup> CK	3
	MASK-WR or MASK-WR w/AP (different bank)	BL/2	<sup>t</sup> CK	3
	READ or READ w/AP (different bank)	WL + BL/2 + <sup>t</sup> WTR + 1	<sup>t</sup> CK	3, 9



#### Table 108: Timing Between Commands (PRECHARGE and AUTO PRECHARGE): DQ ODT is Disable (Continued)

From Command	To Command	Minimum Delay Between "From Command" and "To Command"	Unit	Notes
MASK-WR w/AP BL = 16	PRECHARGE (to same bank as MASK-WR w/AP)	WL + BL/2 + nWR +1	<sup>t</sup> CK	1, 11
	PRECHARGE ALL	WL + BL/2 + nWR + 1	<sup>t</sup> CK	1, 11
	ACTIVATE (to same bank as MASK-WR w/AP)	WL + BL/2 + nWR + 1 + <sup>t</sup> RPpb	<sup>t</sup> CK	1, 8, 11
	WRITE or WRITE w/AP (same bank)	Illegal	-	3
	MASK-WR or MASK-WR w/AP (same bank)	Illegal	-	3
	WRITE or WRITE w/AP (different bank)	BL/2	<sup>t</sup> CK	3
	MASK-WR or MASK-WR w/AP (different bank)	BL/2	<sup>t</sup> CK	3
	READ or READ w/AP (same bank)	Illegal	-	3
	READ or READ w/AP (different bank)	WL + BL/2 + <sup>t</sup> WTR + 1	<sup>t</sup> CK	3, 9
PRECHARGE	PRECHARGE (to same bank as PRECHARGE)	4	<sup>t</sup> CK	1
	PRECHARGE ALL	4	<sup>t</sup> CK	1
PRECHARGE ALL	PRECHARGE	4	<sup>t</sup> CK	1
	PRECHARGE ALL	4	<sup>t</sup> CK	1

- Notes: 1. For a given bank, the precharge period should be counted from the latest PRECHARGE command, whether per-bank or all-bank, issued to that bank. The precharge period is satisfied <sup>t</sup>RP after that latest PRECHARGE command.
  - 2. Any command issued during the minimum delay time as specified in the table above is illegal.
  - 3. After READ w/AP, seamless READ operations to different banks are supported. After WRITE w/AP or MASK-WR w/AP, seamless WRITE operations to different banks are supported. READ, WRITE, and MASK-WR operations may not be truncated or interrupted.
  - 4. <sup>t</sup>RPST values depend on MR1 OP[7] respectively.
  - 5. tWPRE values depend on MR1 OP[2] respectively.
  - 6. Minimum delay between "from command" and "to command" in clock cycle is calculated by dividing <sup>t</sup>RTP (in ns) by <sup>t</sup>CK (in ns) and rounding up to the next integer: Minimum delay [cycles] = roundup( ${}^{t}RTP [ns]/{}^{t}CK [ns]$ ).
  - 7. Minimum delay between "from command" and "to command" in clock cycle is calculated by dividing <sup>t</sup>WR (in ns) by <sup>t</sup>CK (in ns) and rounding up to the next integer: Minimum delay [cycles] = roundup( ${}^{t}WR [ns]/{}^{t}CK [ns]$ ).



- 8. Minimum delay between "from command" and "to command" in clock cycle is calculated by dividing tRPpb (in ns) by tCK (in ns) and rounding up to the next integer: Minimum delay [cycles] = roundup( ${}^{t}RPpb$  [ns]/ ${}^{t}CK$  [ns]).
- 9. Minimum delay between "from command" and "to command" in clock cycle is calculated by dividing tWTR (in ns) by tCK (in ns) and rounding up to the next integer: Minimum delay [cycles] =  $roundup(^tWTR [ns]/^tCK [ns])$ .
- 10. For READ w/AP the value is nRTP, which is defined in mode register 2.
- 11. For WRITE w/AP the value is nWR, which is defined in mode register 1.

Table 109: Timing Between Commands (PRECHARGE and AUTO PRECHARGE): DQ ODT is Enable

From Command	To Command	Minimum Delay Between "From Command" and "To Command"	Unit	Notes
READ w/AP BL = 16	WRITE or WRITE w/AP (different bank)	$RL + RU(^tDQSCK(MAX)/^tCK) + BL/2 \\ + RD(^tRPST) - ODTLon - RD(^tODTon(MIN)/^tCK) + 1$	<sup>t</sup> CK	2, 3
	MASK-WR or MASK-WR w/AP (different bank)	$RL + RU(^tDQSCK(MAX)/^tCK) + BL/2 \\ + RD(^tRPST) - ODTLon - RD(^tODTon(MIN)/^tCK) + 1$	<sup>t</sup> CK	2, 3
READ w/AP BL = 32	WRITE or WRITE w/AP (different bank)	$RL + RU(^tDQSCK(MAX)/^tCK) + BL/2 \\ + RD(^tRPST) - ODTLon - RD(^tODTon(MIN)/^tCK) + 1$	<sup>t</sup> CK	2, 3
	MASK-WR or MASK-WR w/AP (different bank)	$RL + RU(^tDQSCK(MAX)/^tCK) + BL/2 \\ + RD(^tRPST) - ODTLon - RD(^tODTon(MIN)/^tCK) + 1$	<sup>t</sup> CK	2, 3

- Notes: 1. The rest of the timing about PRECHARGE and AUTO PRECHARGE is same as DQ ODT is disable case.
  - 2. After READ w/AP, seamless read operations to different banks are supported. READ, WRITE, and MASK-WR operations may not be truncated or interrupted.
  - 3. tRPST values depend on MR1 OP[7] respectively.


#### **RAS Lock Function**

READ with AUTO PRECHARGE or WRITE/MASK WRITE with AUTO PRECHARGE commands may be issued after <sup>t</sup>RCD has been satisfied. The LPDDR4 SDRAM RAS lockout feature will schedule the internal precharge to assure that <sup>t</sup>RAS is satisfied. <sup>t</sup>RC needs to be satisfied prior to issuing subsequent ACTIVATE commands to the same bank.

The figure below shows example of RAS lock function.



**Figure 64: Command Input Timing with RAS Lock** 




Notes: 1.

- <sup>t</sup>CK (AVG) = 0.938ns, Data rate = 2133 Mb/s, <sup>t</sup>RCD(MIN) = MAX(18ns, 4nCK), <sup>t</sup>RAS(MIN) = MAX(42ns, 3nCK), nRTP = 8nCK, BL = 32.
- 2.  ${}^{t}RCD = 20nCK$  comes from roundup(18ns/0.938ns).
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.

#### **Delay Time From WRITE-to-READ with Auto Precharge**

In the case of WRITE command followed by READ with AUTO PRECHARGE, controller must satisfy  ${}^{t}WR$  for the WRITE command before initiating the device internal auto-precharge. It means that ( ${}^{t}WTR + nRTP$ ) should be equal or longer than ( ${}^{t}WR$ ) when BL setting is 16, as well as ( ${}^{t}WTR + nRTP + 8nCK$ ) should be equal or longer than ( ${}^{t}WR$ ) when BL setting is 32. Refer to the following figure for details.

Figure 65: Delay Time From WRITE-to-READ with Auto Precharge



Notes: 1. Burst length at read = 16.

2. DES commands are shown for ease of illustration; other commands may be valid at these times.



#### **REFRESH Command**

The REFRESH command is initiated with CS HIGH, CA0 LOW, CA1 LOW, CA2 LOW, CA3 HIGH and CA4 LOW at the first rising edge of clock. Per-bank REFRESH is initiated with CA5 LOW at the first rising edge of the clock. The all-bank REFRESH is initiated with CA5 HIGH at the first rising edge of clock.

A per-bank REFRESH command (REFpb) is performed to the bank address as transferred on CA0, CA1, and CA2 on the second rising edge of the clock. Bank address BA0 is transferred on CA0, bank address BA1 is transferred on CA1, and bank address BA2 is transferred on CA2. A per-bank REFRESH command (REFpb) to the eight banks can be issued in any order. For example, REFpb commands may be issued in the following order: 1-3-0-2-4-7-5-6. After the eight banks have been refreshed using the per-bank REFRESH commands in the same order or a different order. One possible order can be a sequential round robin: 0-1-2-3-4-5-6-7. It is illegal to send a per-bank REFRESH command to the same bank unless all eight banks have been refreshed using the per-bank REFRESH command. The count of eight REFpb commands starts with the first REFpb command after a synchronization event.

The bank count is synchronized between the controller and the device by resetting the bank count to zero. Synchronization can occur upon reset procedure or at every exit from self refresh. The REFab command also synchronizes the counter between the controller and the device to zero. The device can be placed in self refresh, or a REFab command can be issued at any time without cycling through all eight banks using per-bank REFRESH command. After the bank count is synchronized to zero, the controller can issue per-bank REFRESH commands in any order, as described above.

A REFab command issued when the bank counter is not zero will reset the bank counter to zero and the device will perform refreshes to all banks as indicated by the row counter. If another REFRESH command (REFab or REFpb) is issued after the REFab command then it uses an incremented value of the row counter.

The table below shows examples of both bank and refresh counter increment behavior.

**Table 110: Bank and Refresh Counter Increment Behavior** 

#	Command	BA2	BA1	BA0	Refresh Bank #	Bank Counter #	Ref. Conter # (Row Address #)
0		Re	set, SRX, or REF	ab		To 0	-
1	REFpb	0	0	0	0	0 to 1	n
2	REFpb	0	0	1	1	1 to 2	
3	REFpb	0	1	0	2	2 to 3	
4	REFpb	0	1	1	3	3 to 4	
5	REFpb	1	0	0	4	4 to 5	
6	REFpb	1	0	1	5	5 to 6	
7	REFpb	1	1	0	6	6 to 7	
8	REFpb	1	1	1	7	7 to 0	



#### Table 110: Bank and Refresh Counter Increment Behavior (Continued)

#	Command	BA2	BA1	BA0	Refresh Bank #	Bank Counter #	Ref. Conter # (Row Address #)
9	REFpb	1	1	0	6	0 to 1	n + 1
10	REFpb	1	1	1	7	1 to 2	
11	REFpb	0	0	1	1	2 to 3	
12	REFpb	0	1	1	3	3 to 4	
13	REFpb	1	0	1	5	4 to 5	
14	REFpb	0	1	0	2	5 to 6	
15	REFpb	0	0	0	0	6 to 7	
16	REFpb	1	0	0	4	7 to 0	
17	REFpb	0	0	0	0	0 to 1	n + 2
18	REFpb	0	0	1	1	1 to 2	
19	REFpb	0	1	0	2	2 to 3	
20	REFab	V	V	V	0 to 7	То 0	n + 2
21	REFpb	1	1	0	6	0 to 1	n + 3
22	REFpb	1	1	1	7	1 to 2	
				Snip			

A bank must be idle before it can be refreshed. The controller must track the bank being refreshed by the per-bank REFRESH command.

The REFpb command must not be issued to the device until the following conditions have been met:

- tRFCab has been satisfied after the prior REFab command
- tRFCpb has been satisfied after the prior REFpb command
- tRP has been satisfied after the prior PRECHARGE command to that bank
- tRRD has been satisfied after the prior ACTIVATE command (for example, after activating a row in a different bank than the one affected by the REFpb command)

The target bank is inaccessible during per-bank REFRESH cycle time (<sup>t</sup>RFCpb). However, other banks within the device are accessible and can be addressed during the cycle. During the REFpb operation, any of the banks other than the one being refreshed can be maintained in an active state or accessed by a READ or a WRITE command. When the per-bank REFRESH cycle has completed, the affected bank will be in the idle state.

After issuing REFpb, the following conditions must be met:

- tRFCpb must be satisfied before issuing a REFab command
- <sup>t</sup>RFCpb must be satisfied before issuing an ACTIVATE command to the same bank
- tRRD must be satisfied before issuing an ACTIVATE command to a different bank
- tRFCpb must be satisfied before issuing another REFpb command

An all-bank REFRESH command (REFab) issues a REFRESH command to every bank in a channel. All banks must be idle when REFab is issued (for example, by issuing a PRE-CHARGE ALL command prior to issuing an all-bank REFRESH command). The REFab



command must not be issued to the device until the following conditions have been met:

- tRFCab has been satisfied following the prior REFab command
- tRFCpb has been satisfied following the prior REFpb command
- tRP has been satisfied following the prior PRECHARGE command

When an all-bank REFRESH cycle has completed, all banks will be idle. After issuing REFab:

- RFCab latency must be satisfied before issuing an ACTIVATE command,
- RFCab latency must be satisfied before issuing a REFab or REFpb command

**Table 111: REFRESH Command Timing Constraints** 

Symbol	Minimum Delay From	То	Notes			
<sup>t</sup> RFCab	REFab	REFab				
		ACTIVATE command to any bank				
		REFpb				
<sup>t</sup> RFCpb	REFpb	REFab				
		ACTIVATE command to same bank as REFpb				
		REFpb				
<sup>t</sup> RRD	REFpb	ACTIVATE command to a different bank than REFpb				
	ACTIVATE	REFpb	1			
		ACTIVATE command to a different bank than the prior ACTIVATE command				

Note: 1. A bank must be in the idle state before it is refreshed; therefore, REFab is prohibited following an ACTIVATE command. REFpb is supported only if it affects a bank that is in the idle state.

Figure 66: All-Bank REFRESH Operation







Figure 67: Per-Bank REFRESH Operation



Notes:

- 1. In the beginning of this example, the REFpb bank is pointing to bank 0.
- 2. Operations to banks other than the bank being refreshed are supported during the <sup>†</sup>RFCpb period.

In general, a REFRESH command needs to be issued to the device regularly every  ${}^{t}$ REFI interval. To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of eight REFRESH commands can be postponed during operation of the device, but at no point in time are more than a total of eight REFRESH commands allowed to be postponed. And a maximum number of pulled-in or postponed REF command is dependent on refresh rate. It is described in the table below. In the case where eight REFRESH commands are postponed in a row, the resulting maximum interval between the surrounding REFRESH commands is limited to  $9 \times {}^{t}$ REFI. A maximum of eight additional REFRESH commands can be issued in advance (pulled in), with each one reducing the number of regular REFRESH commands required later by one. Note that pulling in more than eight REFRESH commands in advance does not reduce the number of regular REFRESH commands required later; therefore, the resulting maximum interval between two surrounding REFRESH commands is limited to  $9 \times {}^{t}$ REFI. At any given time, a maximum of 16 REFRESH commands can be issued within  $2 \times {}^{t}$ REFI.

Self refresh mode may be entered with a maximum of eight REFRESH commands being postponed. After exiting self refresh mode with one or more REFRESH commands postponed, additional REFRESH commands may be postponed to the extent that the total number of postponed REFRESH commands (before and after self refresh) will never exceed eight. During self refresh mode, the number of postponed or pulled-in REFRESH commands does not change.

And for per-bank refresh, a maximum of 8 x 8 per-bank REFRESH commands can be postponed or pulled in for scheduling efficiency. At any given time, a maximum of 2 x 8 x 8 per-bank REFRESH commands can be issued within  $2 \times {}^{t}REFI$ .



**Table 112: Legacy REFRESH Command Timing Constraints** 

MR4 OP[2:0]	Refresh rate	Max. No. of pulled-in or postponed REFab	Max. Interval between two REFab	Max. No. of REFab <sup>1</sup>	Per-bank REFRESH
000b	Low temp. limit	N/A	N/A	N/A	N/A
001b	4 × <sup>t</sup> REFI	8	$9 \times 4 \times {}^{t}REFI$	16	1/8 of REFab
010b	2 × <sup>t</sup> REFI	8	9 × 2 × <sup>t</sup> REFI	16	1/8 of REFab
011b	1 × <sup>t</sup> REFI	8	9 × <sup>t</sup> REFI	16	1/8 of REFab
100b	0.5 × <sup>t</sup> REFI	8	9 × 0.5 × <sup>t</sup> REFI	16	1/8 of REFab
101b	0.25 × <sup>t</sup> REFI	8	9 × 0.25 × <sup>t</sup> REFI	16	1/8 of REFab
110b	0.25 × <sup>t</sup> REFI	8	9 × 0.25 × <sup>t</sup> REFI	16	1/8 of REFab
111b	High temp. limit	N/A	N/A	N/A	N/A

Note: 1. Maximum number of REFab within MAX(2 × <sup>t</sup>REFI × refresh rate multiplier, 16 × <sup>t</sup>RFC).


**Table 113: Modified REFRESH Command Timing Constraints** 

MR4 OP[2:0]	Refresh Rate	Max. No. of Pulled-in or Postponed REFab	Max. Interval between Two REFab	Max. No. of REFab <sup>1</sup>	Per-bank REFRESH
000B	Low temp. limit	N/A	N/A	N/A	N/A
001B	4 × <sup>t</sup> REFI	2	$3 \times 4 \times {}^{t}REFI$	4	1/8 of REFab
010B	2 × <sup>t</sup> REFI	4	5 × 2 × <sup>t</sup> REFI	8	1/8 of REFab
011B	1 × <sup>t</sup> REFI	8	9 × <sup>t</sup> REFI	16	1/8 of REFab
100B	0.5 × <sup>t</sup> REFI	8	9 × 0.5 × <sup>t</sup> REFI	16	1/8 of REFab
101B	0.25 × <sup>t</sup> REFI	8	9 × 0.25 × <sup>t</sup> REFI	16	1/8 of REFab
110B	0.25 × <sup>t</sup> REFI	8	9 × 0.25 × <sup>t</sup> REFI	16	1/8 of REFab
111B	High temp. limit	N/A	N/A	N/A	N/A


- Notes: 1. For any thermal transition phase where refresh mode is transitioned to either  $2 \times {}^{t}REFI$ or 4 × <sup>t</sup>REFI, LPDDR4 devices will support the previous postponed refresh requirement provided the number of postponed refreshes is monotonically reduced to meet the new requirement. However, the pulled-in REFRESH commands in the previous thermal phase are not applied in the new thermal phase. Entering a new thermal phase, the controller must count the number of pulled-in REFRESH commands as zero, regardless of the number of remaining pulled-in REFRESH commands in the previous thermal phase.
  - 2. LPDDR4 devices are refreshed properly if the memory controller issues REFRESH commands with same or shorter refresh period than reported by MR4 OP[2:0]. If a shorter refresh period is applied, the corresponding requirements from this table apply. For example, when MR4 OP[2:0] = 001b, the controller can be in any refresh rate from 4 × <sup>t</sup>REFI to  $0.25 \times$  <sup>t</sup>REFI. When MR4 OP[2:0] = 010b, the only prohibited refresh rate is 4 × tREFI.



### **Figure 68: Postponing REFRESH Commands (Example)**




**Figure 69: Pulling in REFRESH Commands (Example)** 





#### **Burst READ Operation Followed by Per-Bank Refresh**

Figure 70: Burst READ Operation Followed by Per-Bank Refresh




Notes:

- 1. The per-bank REFRESH command can be issued after <sup>t</sup>RTP + <sup>t</sup>RPpb from READ command.
- 2. BL = 16; Preamble = Toggle; Postamble = 0.5nCK; DQ/DQS:  $V_{SSQ}$  termination.
- 3.  $D_{OUT} n = data-out from column n$ .
- 4. In the case of BL = 32, delay time from read to per-bank precharge is  $8nCK + {}^{t}RTP$ .
- 5. DES commands are shown for ease of illustration; other commands may be valid at these times.



Figure 71: Burst READ With AUTO PRECHARGE Operation Followed by Per-Bank Refresh



Notes:

- 1. BL = 16; Preamble = Toggle; Postamble = 0.5nCK; DQ/DQS:  $V_{SSQ}$  termination.
- 2.  $D_{OUT} n = data-out from column n$ .
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 4. <sup>t</sup>RC needs to be satisfied prior to issuing a subsequent per-bank REFRESH command.

### **Refresh Requirement**

Between the SRX command and SRE command, at least one extra REFRESH command is required. After the SELF REFRESH EXIT command, in addition to the normal REFRESH command at <sup>t</sup>REFI interval, the device requires a minimum of one extra REFRESH command prior to the SELF REFRESH ENTRY command.

**Table 114: Refresh Requirement Parameters** 

				Density (per channel)						
Parameter		Symbol	2Gb	3Gb	4Gb	6Gb	8Gb	12Gb	16Gb	Unit
Number of banks per channel – 8			_							
Refresh window ( <sup>t</sup> REFW) (1 × Refresh) <sup>3</sup>	:	tREFW	32				ms			
Required number of REFRESH commands in <sup>t</sup> REFW window		R				8192				_
Average refresh interval	<sup>t</sup> REFI				3.904				μs	
(1 × Refresh) <sup>3</sup>	REFpb	<sup>t</sup> REFIpb				488				ns



### **Table 114: Refresh Requirement Parameters (Continued)**

			Density (per channel)						
Parameter	Symbol	2Gb	3Gb	4Gb	6Gb	8Gb	12Gb	16Gb	Unit
REFRESH cycle time (all banks)	<sup>t</sup> RFCab	130	180		280		380		ns
REFRESH cycle time (per bank)	<sup>t</sup> RFCpb	60	9	0	140		190		ns
Per bank refresh to per bank refresh time (different bank)	<sup>t</sup> PBR2PBR	60 90		9	0	9	0	ns	

- Notes: 1. Refresh for each channel is independent of the other channel on the die, or other channels in a package. Power delivery in the user's system should be verified to make sure the DC operating conditions are maintained when multiple channels are refreshed simultaneously.
  - 2. Self refresh abort feature is available for higher density devices starting with 6Gb density per channel device and <sup>t</sup>XSR\_abort(MIN) is defined as <sup>t</sup>RFCpb + 17.5ns.
  - 3. Refer to MR4 OP[2:0] for detailed refresh rate and its multipliers.

### **Refresh Management Command**

### **Refresh Management Command Definition**

Periods of high LPDDR4 SDRAM activity may require additional REFRESH commands to protect the integrity of the device data. The devices that require additional activity based refreshes include support for an activation-based REFRESH MANAGEMENT (RFM) command. The device will indicate the requirement for additional refresh management (RFM) by setting read-only MR24 opcode bit 0. OP[0] = 0 indicates no additional refresh management is needed beyond the requirement in the Refresh section of the specification. However, specific attempts to bypass the on-die circuitry designed to protect data integrity may result in data disturb. OP[0] = 1 indicates additional refresh management is required.

A suggested implementation of refresh management by the controller monitors ACT commands issued per bank to the device. This activity can be monitored as a rolling accumulated ACT (RAA) count. Each ACT command increments the RAA count by one for the individual bank receiving the ACT command.

When the RAA counter reaches a DRAM vendor-specified initial management threshold (RAAIMT), which is set by the DRAM vendor in the read-only MR24 opcode bits 5:1, additional LPDRAM refresh management may be required. Executing the RFM command allows additional time for the LPDRAM to manage refresh internally. The RFM operation can be initiated to all banks on the LPDRAM with the RFMab command, or to a single bank with the RFMpb command.

The RFM command bits are the same as the REF command, except for CA3. If the refresh management required bit is 0 (MR24 OP[0] = 0), the state of CA3 is ignored. If the refresh management required bit is 1 (MR24 OP[0] = 1), CA3 = L executes the REF command and CA3 = H executes an RFMab command if CA5 = H or an RFMpb command if CA5 = L.



**Table 115: REFRESH Command With RFM** 

		SDR Command/Address Pins							
Command	CS	CA0	CA1	CA2	CA3	CA4	CA5	CK Edge	
REFRESH	Н	L	L	L	Н	L	AB	R1	
	L	BA0	BA1	BA2	RFM	V	V	R2	

- Notes: 1. CA3 R2 edge is V when RFM is not required, but becomes RFM when read-only MR24 OP[0] = 1b.
  - 2. Issuing the RFMpb or RFMab command allows the device to use the command period for additional refresh management.

**Table 116: Refresh Management Parameters** 

Refresh		Density per channel									
Requirements	Symbol	2Gb	3Gb	4Gb	6Gb	8Gb	12Gb	16Gb	24Gb	32Gb	Units
Refresh management cycle time – all bank	<sup>t</sup> RFMab	TBD	TBD	TBD	TBD	210	280	280	TBD	TBD	ns
Refresh management cycle time – per bank	<sup>t</sup> RFMpb	TBD	TBD	TBD	TBD	170	190	190	TBD	TBD	ns

When an RFM command is issued to the device, the RAA counter in any bank receiving the command can be decremented. The decrease in RAA count for an RFM command is determined by the RAAIMT multiplier value RAADEC, set by MR36 OP[1:0]. Issuing a RFMab command allows the RAA count in all banks to be decremented by the RAAIMT multiplied by the RAADEC value. Issuing an RFMpb command with BA[2:0] allows the RAA count only for the bank specified by BA[2:0] to be decremented by RAAIMT × RAA-DEC.

The RAA counter can only be decremented to a minimum RAA value of 0. No negative RAA value or pull-in of RFM command is allowed.

RFM commands are allowed to accumulate or postpone, but the RAA counter should never exceed the vendor-specified RAA maximum management threshold (RAAMMT), which is determined by multiplying the RAAIMT value by the RAAMULT value set by the DRAM vendor in read-only MR24 OP[7:6]. If the RAA counter for a bank reaches RAAMMT, no additional ACT commands are allowed to that LPDRAM bank until one or more REF or RFM commands have been issued to reduce the RAA counter below the maximum value.

RFM command scheduling should meet the same minimum separation requirements as those for the REF command.

An RFM command does not replace the requirement for the controller to issue periodic REF commands to the LPDRAM. The RFM commands are supplemental time for the LPDRAM to manage refresh internally. Issuing an REF command allows the RAA counter to be decremented by RAAIMT for the bank or banks being refreshed. Hence, any periodic REF command issued to the LPDRAM allows the RAA counter of the banks being refreshed to be decremented by the RAAIMT value. This would nominally occur once every effective refresh interval <sup>t</sup>REFIe, which is the average REFRESH command interval currently being supplied to the SDRAM. This <sup>t</sup>REFIe must be equal to or less



than the MR4 OP[4:0] RM x 3.906µs. Issuing a REFab command allows the RAA count in all banks to be decremented. Issuing an REFpb command with a bank address allows the RAA count only with that bank address to be decremented. No decrement to the RAA count values is allowed for entering/exiting self refresh. The per-bank count values prior to entering self refresh will be the same upon exiting self refresh.

Issuing an RFM command also allows decrementing of the RAA counter.

Devices which require refresh management may not require RFM at every refresh rate multiplier. The refresh management threshold value RFMTH defines an effective refresh interval ( ${}^{t}$ REFIe) above which refresh management is required. RFMTH is determined by the equation: RFMTH = RAAIMT ×  ${}^{t}$ RC absolute minmum.

Maximum interval between two REFab without RFM requirement is defined with following formula <sup>t</sup>REFIe ≤ RFMTH. When RFMTH is longer than <sup>t</sup>RFEIe Interval between two REFab defined in the REFRESH Command Timing Constraints table, no RFM command is required even using maximum pull-in and postpone.

Operation at any refresh rate slower (i.e. longer <sup>t</sup>REFIe) than that indicated by RFMTH requires RFM to ensure integrity of data stored in the LPDRAM. Operation at the <sup>t</sup>REFIe indicated by RFMTH, or operation at any higher refresh rate (that is, shorter <sup>t</sup>REFIe), is exempt from RFM requirements, regardless of any RAA count value.

#### **Refresh Management Operation Examples**

Following are some operation examples to aid in understanding of the REFRESH MAN-AGEMENT function. Values shown are hypothetical and may not represent values from any actual device design now or in the future.

**Table 117: RFM Operation Example (One Bank)** 

Devic	e-Specific	RFM Requi	rements	Current Device State		
RAAIMT	RAA- MULT	RAADEC	RFMTH	<sup>t</sup> REFIe	RAA	Operating Requirements
160	4x	2x	9600ns (160 × 60ns)	7.8µs	120	No additional commands required, RAA < RAAIMT and <sup>t</sup> REFIe < RFMTH
160	4x	2x	9600ns	7.8µs	500	No additional commands required, <sup>t</sup> REFIe < RFMTH
160	4x	2x	9600ns	15.6µs	120	No additional commands required, RAA < RAAIMT
160	4x	2x	9600ns	15.6µs	500	No additional commands required immediately since RAA < RAAMMT, but RAA is approaching RAAMMT so one or more RFM commands to this bank are recommended to prevent interruption of operation
160	4x	2x	9600ns	15.6µs	640	RFM or REF command to this bank required before any ACTIVATE command to this bank, since RAA = RAAMMT. Issuing one RFMpb or RFMab command reduces RAA to 320 since RAADEC = 2x. Issuing one REFpb or REFab command reduces RAA to 480.



**Table 117: RFM Operation Example (One Bank) (Continued)** 

Device-Specific RFM Requirements				Current Device State		
RAAIMT	RAA- MULT	RAADEC	RFMTH	<sup>t</sup> REFIe	RAA	Operating Requirements
120	4x	1.5x	7200ns	7.8µs	480	RFM or REF command to this bank required before any ACTIVATE command to this bank, since RAA = RAAMMT. Issuing one RFMpb or RFMab command reduces RAA to 300 since RAADEC = 1.5x. Issuing one REFpb or REFab command reduces RAA to 360.

#### **SELF REFRESH Operation**

#### **Self Refresh Entry and Exit**

The SELF REFRESH command can be used to retain data in the device without external REFRESH commands. The device has a built-in timer to accommodate SELF REFRESH operation. Self refresh is entered by the SELF REFRESH ENTRY command defined by having CS HIGH, CA0 LOW, CA1 LOW, CA2 LOW, CA3 HIGH, CA4 HIGH, and CA5 valid (valid meaning that it is at a logic level HIGH or LOW) for the first rising edge, and CS LOW, CA0 valid, CA1 valid, CA2 valid, CA3 valid, CA4 valid, and CA5 valid at the second rising edge of clock. The SELF REFRESH command is only allowed when READ DATA burst is completed and the device is in the idle state.

During self refresh mode, external clock input is needed and all input pins of the device are activated. The device can accept the following commands: MRR-1, CAS-2, DES, SRX, MPC, MRW-1, and MRW-2, except PASR bank/segment mask setting and SR abort setting.


The device can operate in self refresh mode within the standard and elevated temperature ranges. It also manages self refresh power consumption when the operating temperature changes: lower at low temperatures and higher at high temperatures.

For proper SELF REFRESH operation, power supply pins  $(V_{DD1}, V_{DD2}, \text{ and } V_{DDQ})$  must be at valid levels.  $V_{DDQ}$  can be turned off during self refresh with power-down after  $^{t}$ CKELCK is satisfied. (Refer to the Self Refresh Entry/Exit Timing with Power-Down Entry/Exit figure.) Prior to exiting self refresh with power-down,  $V_{DDQ}$  must be within specified limits. The minimum time that the device must remain in self refresh mode is  $^{t}$ SR(MIN). After self refresh exit is registered, only MRR-1, CAS-2, DES, MPC, MRW-1, and MRW-2 except PASR bank/segment mask setting and SR abort setting are allowed until  $^{t}$ XSR is satisfied.

The use of self refresh mode introduces the possibility that an internally timed refresh event can be missed when self refresh exit is registered. Upon exit from self refresh, it is required that at least one REFRESH command (8 per-bank or 1 all-bank) is issued before entry into a subsequent self refresh. This REFRESH command is not included in the count of regular REFRESH commands required by the  $^{\rm t}$ REFI interval, and does not modify the postponed or pulled-in refresh counts; the REFRESH command does count toward the maximum refreshes permitted within 2 ×  $^{\rm t}$ REFI.



Figure 72: Self Refresh Entry/Exit Timing



Notes:


- 1. MRR-1, CAS-2, DES, SRX, MPC, MRW-1, and MRW-2 commands (except PASR bank/ segment mask setting and SR abort setting) are allowed during self refresh.
- 2. DES commands are shown for ease of illustration; other commands may be valid at these times.

### **Power-Down Entry and Exit During Self Refresh**

Entering/exiting power-down mode is allowed during self refresh mode. The related timing parameters between self refresh entry/exit and power-down entry/exit are shown below.



Figure 73: Self Refresh Entry/Exit Timing with Power-Down Entry/Exit



Notes:


- 1. MRR-1, CAS-2, DES, SRX, MPC, MRW-1, and MRW-2 commands (except PASR bank/ segment mask setting and SR abort setting) are allowed during self refresh.
- 2. Input clock frequency can be changed, or the input clock can be stopped, or floated after <sup>t</sup>CKELCK satisfied and during power-down, provided that upon exiting power-down, the clock is stable and within specified limits for a minimum of <sup>t</sup>CKCKEH of stable clock prior to power-down exit and the clock frequency is between the minimum and maximum specified frequency for the speed grade in use.
- 3. Two clock command for example.

### **Command Input Timing After Power-Down Exit**

Command input timings after power-down exit during self refresh mode are shown below.



Figure 74: Command Input Timings after Power-Down Exit During Self Refresh



Notes:

- 1. MRR-1, CAS-2, DES, SRX, MPC, MRW-1, and MRW-2 commands (except PASR bank/ segment setting) are allowed during self refresh.
- 2. Input clock frequency can be changed or the input clock can be stopped or floated after <sup>t</sup>CKELCK satisfied and during power-down, provided that upon exiting power-down, the clock is stable and within specified limits for a minimum of <sup>t</sup>CKCKEH of stable clock prior to power-down exit and the clock frequency is between the minimum and maximum specified frequency for the speed grade in use.
- 3. Two clock command for example.

#### **Self Refresh Abort**

If MR4 OP[3] is enabled, the device aborts any ongoing refresh during self refresh exit and does not increment the internal refresh counter. The controller can issue a valid command after a delay of <sup>t</sup>XSR\_abort instead of <sup>t</sup>XSR.

The value of <sup>t</sup>XSR\_abort(MIN) is defined as <sup>t</sup>RFCpb + 17.5ns.

Upon exit from self refresh mode, the device requires a minimum of one extra refresh (eight per bank or one for the entire bank) before entering a subsequent self refresh mode. This requirement remains the same irrespective of the setting of the MR bit for self refresh abort.


Self refresh abort feature is valid for 6Gb density per channel and larger densities only.

#### MRR, MRW, MPC Commands During <sup>t</sup>XSR, <sup>t</sup>RFC

MODE REGISTER READ (MRR), MULTI PURPOSE (MPC), and MODE REGISTER WRITE (MRW) command except PASR bank/segment mask setting and SR abort setting can be issued during <sup>t</sup>XSR period.



Figure 75: MRR, MRW, and MPC Commands Issuing Timing During <sup>t</sup>XSR




Notes: 1. MPC and MRW commands are shown. Any combination of MRR, MRW, and MPC is allowed during <sup>t</sup>XSR period.

2. "Any command" includes MRR, MRW, and all MPC commands.

MRR, MRW, and MPC can be issued during <sup>t</sup>RFC period.



Figure 76: MRR, MRW, and MPC Commands Issuing Timing During <sup>t</sup>RFC



Notes:

- 1. MPC and MRW commands are shown. Any combination of MRR, MRW, and MPC is allowed during <sup>t</sup>RFCab or <sup>t</sup>RFCpb period.
- 2. REFRESH cycle time depends on REFRESH command. In the case of per bank REFRESH command issued, REFRESH cycle time will be <sup>t</sup>RFCpb.
- 3. "Any command" includes MRR, MRW, and all MPC commands.



#### **Power-Down Mode**

#### **Power-Down Entry and Exit**

Power-down is asynchronously entered when CKE is driven LOW. CKE must not go LOW while the following operations are in progress:

- · Mode register read
- · Mode register write
- Read
- Write
- $\bullet~V_{REF(CA)}$  range and value setting via MRW
- V<sub>REF(DO)</sub> range and value setting via MRW
- Command bus training mode entering/exiting via MRW
- VRCG HIGH current mode entering/exiting via MRW

CKE can go LOW while any other operations such as row activation, precharge, auto precharge, or refresh are in progress. The power-down  $I_{DD}$  specification will not be applied until such operations are complete. Power-down entry and exit are shown below.

Entering power-down deactivates the input and output buffers, excluding CKE and RE-SET\_n. To ensure that there is enough time to account for internal delay on the CKE signal path, CS input is required stable LOW level and CA input level is "Don't Care" after CKE is driven LOW, this timing period is defined as <sup>t</sup>CKELCS. Clock input is required after CKE is driven LOW, this timing period is defined as <sup>t</sup>CKELCK. CKE LOW will result in deactivation of all input receivers except RESET\_n after <sup>t</sup>CKELCK has expired. In power-down mode, CKE must be held LOW; all other input signals except RESET\_n are "Don't Care." CKE LOW must be maintained until <sup>t</sup>CKE(MIN) is satisfied.

 $V_{DDQ}$  can be turned off during power-down after  ${}^{t}CKELCK$  is satisfied. Prior to exiting power-down,  $V_{DDQ}$  must be within its minimum/maximum operating range. No RE-FRESH operations are performed in power-down mode except self refresh power-down. The maximum duration in non-self-refresh power-down mode is only limited by the refresh requirements outlined in the REFRESH command section.

The power-down state is asynchronously exited when CKE is driven HIGH. CKE HIGH must be maintained until <sup>t</sup>CKE(MIN) is satisfied. A valid, executable command can be applied with power-down exit latency <sup>t</sup>XP after CKE goes HIGH. Power-down exit latency is defined in the AC timing parameter table.

Clock frequency change or clock stop is inhibited during <sup>t</sup>CMDCKE, <sup>t</sup>CKELCK, <sup>t</sup>CKCKEH, <sup>t</sup>XP, <sup>t</sup>MRWCKEL, and <sup>t</sup>ZQCKE periods.


If power-down occurs when all banks are idle, this mode is referred to as idle power-down. if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down. And If power-down occurs when self refresh is in progress, this mode is referred to as self refresh power-down in which the internal refresh is continuing in the same way as self refresh mode.

When CA, CK, and/or CS ODT is enabled via MR11 OP[6:4] and also via MR22 or CA-ODT pad setting, the rank providing ODT will continue to terminate the command bus in all DRAM states including power-down when  $V_{\rm DDQ}$  is stable and within its minimum/maximum operating range.



The LPDDR4 DRAM cannot be placed in power-down state during start DQS interval oscillator operation.


Figure 77: Basic Power-Down Entry and Exit Timing



Note: 1. Input clock frequency can be changed or the input clock can be stopped or floated during power-down, provided that upon exiting power-down, the clock is stable and within specified limits for a minimum of <sup>t</sup>CKCKEH of stable clock prior to power-down exit and the clock frequency is between the minimum and maximum specified frequency for the speed grade in use.



Figure 78: Read and Read with Auto Precharge to Power-Down Entry



Notes:

- 1. CKE must be held HIGH until the end of the burst operation.
- 2. Minimum delay time from READ command or READ with AUTO PRECHARGE command to falling edge of CKE signal is as follows:

When read postamble = 0.5nCK (MR1 OP[7] = [0]),


 $(RL \times {}^{t}CK) + {}^{t}DQSCK(MAX) + ((BL/2) \times {}^{t}CK) + 1{}^{t}CK$ 

When read postamble = 1.5nCK (MR1 OP[7] = [1]),

 $(RL \times {}^{t}CK) + {}^{t}DQSCK(MAX) + ((BL/2) \times {}^{t}CK) + 2{}^{t}CK$ 



Figure 79: Write and Mask Write to Power-Down Entry




Notes:

- 1. CKE must be held HIGH until the end of the burst operation.
- 2. Minimum delay time from WRITE command or MASK WRITE command to falling edge of CKE signal is as follows:
  - $(WL \times {}^{t}CK) + {}^{t}DQSS(MAX) + {}^{t}DQS2DQ(MAX) + ((BL/2) \times {}^{t}CK) + {}^{t}WR$
- 3. This timing is applied regardless of DQ ODT disable/enable setting: MR11 OP[2:0].
- 4. This timing diagram only applies to the WRITE and MASK WRITE commands without auto precharge.




Figure 80: Write With Auto Precharge and Mask Write With Auto Precharge to Power-Down Entry



- Notes: 1. CKE must be held HIGH until the end of the burst operation.
  - 2. Delay time from WRITE with AUTO PRECHARGE command or MASK WRITE with AUTO PRECHARGE command to falling edge of CKE signal is more than  $(WL \times {}^{t}CK) + {}^{t}DQSS(MAX) + {}^{t}DQS2DQ(MAX) + ((BL/2) \times {}^{t}CK) + (nWR \times {}^{t}CK) + (2 \times {}^{t}CK)$
  - 3. This timing is applied regardless of DQ ODT disable/enable setting: MR11 OP[2:0].




#### Figure 81: Refresh Entry to Power-Down Entry



Note: 1. CKE must be held HIGH until <sup>t</sup>CMDCKE is satisfied.


**Figure 82: ACTIVATE Command to Power-Down Entry** 



Note: 1. CKE must be held HIGH until <sup>t</sup>CMDCKE is satisfied.




### **Figure 83: PRECHARGE Command to Power-Down Entry**



Note: 1. CKE must be held HIGH until <sup>t</sup>CMDCKE is satisfied.



Figure 84: Mode Register Read to Power-Down Entry



Notes:

- 1. CKE must be held HIGH until the end of the burst operation.
- 2. Minimum delay time from MODE REGISTER READ command to falling edge of CKE signal is as follows:

When read postamble = 0.5nCK (MR1 OP[7] = [0]),


 $(RL \times {}^{t}CK) + {}^{t}DQSCK(MAX) + ((BL/2) \times {}^{t}CK) + 1{}^{t}CK$ 

When read postamble = 1.5nCK (MR1 OP[7] = [1]),

 $(RL \times {}^{t}CK) + {}^{t}DQSCK(MAX) + ((BL/2) \times {}^{t}CK) + 2{}^{t}CK$ 



Figure 85: Mode Register Write to Power-Down Entry




Notes: 1. CKE must be held HIGH until tMRWCKEL is satisfied.

2. This timing is the general definition for power-down entry after MODE REGISTER WRITE command. When a MODE REGISTER WRITE command changes a parameter or starts an operation that requires special timing longer than <sup>†</sup>MRWCKEL, that timing must be satisfied before CKE is driven LOW. Changing the V<sub>REF(DQ)</sub> value is one example, in this case the appropriate <sup>†</sup>VREF-SHORT/MIDDLE/LONG must be satisfied.



Figure 86: MULTI PURPOSE Command for ZQCAL Start to Power-Down Entry



Note: 1. ZQ calibration continues if CKE goes LOW after <sup>t</sup>ZQCKE is satisfied.



### **Input Clock Stop and Frequency Change**

#### **Clock Frequency Change - CKE LOW**

During CKE LOW, the device supports input clock frequency changes under the following conditions:

- tCK(abs)min is met for each clock cycle
- · Refresh requirements apply during clock frequency change
- During clock frequency change, only REFab or REFpb commands may be executing
- Any ACTIVATE or PRECHARGE commands have completed prior to changing the frequency
- Related timing conditions, <sup>t</sup>RCD and <sup>t</sup>RP, have been met prior to changing the frequency
- The initial clock frequency must be maintained for a minimum of <sup>t</sup>CKELCK after CKE goes LOW
- The clock satisfies <sup>t</sup>CH(abs) and <sup>t</sup>CL(abs) for a minimum of <sup>t</sup>CKCKEH prior to CKE going HIGH

After the input clock frequency changes and CKE is held HIGH, additional MRW commands may be required to set the WR, RL, and so forth. These settings may require adjustment to meet minimum timing requirements at the target clock frequency.

#### **Clock Stop - CKE LOW**

During CKE LOW, the device supports clock stop under the following conditions:

- CK t and CK c are don't care during clock stop
- Refresh requirements apply during clock stop
- During clock stop, only REFab or REFpb commands may be executing
- Any ACTIVATE or PRECHARGE commands have completed prior to stopping the clock
- Related timing conditions, <sup>†</sup>RCD and <sup>†</sup>RP, have been met prior to stopping the clock
- The initial clock frequency must be maintained for a minimum of <sup>t</sup>CKELCK after CKE goes LOW
- The clock satisfies <sup>t</sup>CH(abs) and <sup>t</sup>CL(abs) for a minimum of <sup>t</sup>CKCKEH prior to CKE going HIGH

#### **Clock Frequency Change - CKE HIGH**

During CKE HIGH, the device supports input clock frequency change under the following conditions:

- tCK(abs)min is met for each clock cycle
- Refresh requirements apply during clock frequency change
- During clock frequency change, only REFab or REFpb commands may be executing
- Any ACTIVATE, READ, WRITE, PRECHARGE, MODE REGISTER WRITE, or MODE REGISTER READ commands (and any associated data bursts) have completed prior to changing the frequency
- Related timing conditions (<sup>t</sup>RCD, <sup>t</sup>WR, <sup>t</sup>RP, <sup>t</sup>MRW, and <sup>t</sup>MRR) have been met prior to changing the frequency
- During clock frequency change, CS is held LOW



The device is ready for normal operation after the clock satisfies <sup>t</sup>CH(abs) and <sup>t</sup>CL(abs) for a minimum of 2 × <sup>t</sup>CK + <sup>t</sup>XP

After the input clock frequency is changed, additional MRW commands may be required to set the WR, RL, and so forth. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

### **Clock Stop - CKE HIGH**

During CKE HIGH, the device supports clock stop under the following conditions:

- CK\_t is held LOW and CK\_c is held HIGH during clock stop
- During clock stop, CS is held LOW
- Refresh requirements apply during clock stop
- During clock stop, only REFab or REFpb commands may be executing
- Any ACTIVATE, READ, WRITE, MPC (WRITE-FIFO, READ-FIFO, READ DQ CALIBRA-TION), PRECHARGE, MODE REGISTER WRITE, or MODE REGISTER READ commands have completed, including any associated data bursts and extra 4 clock cycles must be provided prior to stopping the clock
- Related timing conditions (<sup>t</sup>RCD, <sup>t</sup>WR, <sup>t</sup>RP, <sup>t</sup>MRW, <sup>t</sup>MRR, <sup>t</sup>ZQLAT, and so forth) have been met prior to stopping the clock
- READ with AUTO PRECHARGE and WRITE with AUTO PRECHARGE commands need extra 4 clock cycles in addition to the related timing constraints, nWR and nRTP, to complete the operations
- REFab, REFpb, SRE, SRX, and MPC[ZQCAL START] commands are required to have extra 4 clock cycles prior to stopping the clock
- The device is ready for normal operation after the clock is restarted and satisfies  ${}^tCH(abs)$  and  ${}^tCL(abs)$  for a minimum of  $2 \times {}^tCK + {}^tXP$



### **MODE REGISTER READ Operation**

The MODE REGISTER READ (MRR) command is used to read configuration and status data from the device registers. The MRR command is initiated with CS and CA[5:0] in the proper state as defined by the Command Truth Table. The mode register address operands (MA[5:0]) enable the user to select one of 64 registers. The mode register contents are available on the first four UI data bits of DQ[7:0] after RL ×  $^t$ CK +  $^t$ DQSQ following the MRR command. Subsequent data bits contain valid but undefined content. DQS is toggled for the duration of the MODE REGISTER READ burst. The MRR has a command burst length of 16. MRR operation must not be interrupted.

Table 118: MRR


UI	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
DQ0		0	P0					•		'	/	•	•			
DQ1		0	P1							1	/					
DQ2		0	P2							1	/					
DQ3		0	P3							1	/					
DQ4		0	P4			V										
DQ5		0	P5		V											
DQ6		0	P6							1	/					
DQ7		0	P7							1	/					
DQ8- DQ15								\	/							
DMI0- DMI1								\	/							

Notes:

- MRR data are extended to the first 4 UIs, allowing the LPDRAM controller to sample data easily.
- 2. DBI during MRR depends on mode register setting MR3 OP[6].
- 3. The read preamble and postamble of MRR are the same as for a normal read.



Figure 87: MODE REGISTER READ Operation




- Notes: 1. Only BL = 16 is supported.
  - 2. Only DESELECT is allowed during <sup>t</sup>MRR period.
  - 3. There are some exceptions about issuing commands after <sup>t</sup>MRR. Refer to MRR/MRW Timing Constraints Table for detail.
  - 4. DBI is disable mode.
  - 5. DES commands except <sup>t</sup>MRR period are shown for ease of illustration; other commands may be valid at these times.
  - 6. DQ/DQS: V<sub>SSO</sub> termination

#### **MRR After a READ and WRITE Command**

After a prior READ command, the MRR command must not be issued earlier than BL/2 clock cycles, in a similar way WL + BL/2 + 1 + RU(tWTR/tCK) clock cycles after a PRIOR WRITE, WRITE with AP, MASK WRITE, MASK WRITE with AP, and MPC[WRITE-FIFO] command in order to avoid the collision of READ and WRITE burst data on device internal data bus.



#### Figure 88: READ-to-MRR Timing




Notes:

- 1. The minimum number of clock cycles from the burst READ command to the MRR command is BL/2.
- 2. Read BL = 32, MRR BL = 16, RL = 14, Preamble = Toggle, Postamble = 0.5nCK, DBI = Disable, DQ/DQS:  $V_{SSQ}$  termination.
- 3.  $D_{OUT} n = data-out to column n$ .
- 4. DES commands except <sup>t</sup>MRR period are shown for ease of illustration; other commands may be valid at these times.



#### Figure 89: WRITE-to-MRR Timing



Notes:


- 1. Write BL = 16, Write postamble = 0.5nCK, DQ/DQS:  $V_{SSO}$  termination.
- 2. Only DES is allowed during <sup>t</sup>MRR period.
- 3.  $D_{OUT} n = data-out to column n$ .
- 4. The minimum number of clock cycles from the BURST WRITE command to MRR command is WL +  $BL/2 + 1 + RU(^tWTR/^tCK)$ .
- 5. tWTR starts at the rising edge of CK after the last latching edge of DQS.
- 6. DES commands except <sup>t</sup>MRR period are shown for ease of illustration; other commands may be valid at these times.

### **MRR After Power-Down Exit**

Following the power-down state, an additional time, <sup>t</sup>MRRI, is required prior to issuing the MODE REGISTER READ (MRR) command. This additional time (equivalent to <sup>t</sup>RCD) is required in order to maximize power-down current savings by allowing more power-up time for the MRR data path after exit from power-down mode.



Figure 90: MRR Following Power-Down




Notes: 1.

- 1. Only DES is allowed during <sup>t</sup>MRR period.
- DES commands except <sup>t</sup>MRR period are shown for ease of illustration; other commands may be valid at these times.

### **MODE REGISTER WRITE**

The MODE REGISTER WRITE (MRW) writes configuration data to the mode registers. The MRW command is initiated with CKE, CS, and CA[5:0] to valid levels at the rising edge of the clock. The mode register address and the data written to it is contained in CA[5:0] according to the Command Truth Table. The MRW command period is defined by <sup>t</sup>MRW. Mode register WRITEs to read-only registers have no impact on the functionality of the device.

**Figure 91: MODE REGISTER WRITE Timing** 





#### **Mode Register Write States**

MRW can be issued from either a bank-idle or a bank-active state. Certain restrictions may apply for MRW from an active state.

**Table 119: Truth Table for MRR and MRW** 

<b>Current State</b>	Command	Intermediate State	Next State
All banks idle	MRR	Reading mode register, all banks idle	All banks idle
	MRW	Writing mode register, all banks idle	All banks idle
Bank(s) active	MRR	Reading mode register	Bank(s) active
	MRW	Writing mode register	Bank(s) active

### **Table 120: MRR/MRW Timing Constraints: DQ ODT is Disable**

From Command	To Command	Minimum Delay Between "From Command" and "To Command"	Unit	Notes
MRR	MRR	<sup>t</sup> MRR	_	
	RD/RDA	<sup>t</sup> MRR	_	
	WR/WRA/MWR/MWRA	$RL + RU(^tDQSCK(MAX)/^tCK) + BL/2 -WL + ^tWPRE + RD(^tRPST)$	nCK	
	MRW	$RL + RU(^tDQSCK(MAX)/^tCK) + BL/2 + 3$	nCK	
RD/RDA	MRR	BL/2	nCK	
WR/WRA/MWR/ MWRA		WL + 1 + BL/2 + RU( <sup>t</sup> WTR/ <sup>t</sup> CK)	nCK	
MRW		<sup>t</sup> MRD	_	
POWER-DOWN EXIT		<sup>t</sup> XP + <sup>t</sup> MRRI	-	
MRW	RD/RDA	<sup>t</sup> MRD	_	
	WR/WRA/MWR/MWRA	<sup>t</sup> MRD	_	
	MRW	<sup>t</sup> MRW	_	
RD/ RD-FIFO/ READ DQ CAL	MRW	RL + BL/2 + RU( $^{t}$ DQSCK(MAX)/ $^{t}$ CK) + RD( $^{t}$ RPST) + MAX(RU(7.5ns/ $^{t}$ CK), 8 $n$ CK)	nCK	
RD with AUTO PRECHARGE		RL + BL/2 + RU( $^{t}$ DQSCK(MAX)/ $^{t}$ CK) + RD( $^{t}$ RPST) + MAX(RU(7.5ns/ $^{t}$ CK), 8 $n$ CK) + $n$ RTP - 8	nCK	
WR/ MWR/ WR-FIFO		WL + 1 + BL/2 + MAX(RU(7.5ns/ <sup>t</sup> CK), 8 <i>n</i> CK)	nCK	
WR/MWR with AUTO PRE- CHARGE		WL + 1 + BL/2 + MAX(RU(7.5ns/ <sup>t</sup> CK), 8nCK) + nWR	nCK	



#### Table 121: MRR/MRW Timing Constraints: DQ ODT is Enable


From Command	om Command To Command "From Command" and "To Command"		Unit	Notes
MRR	MRR	<sup>t</sup> MRR	_	
	RD/RDA	<sup>t</sup> MRR	_	
	WR/WRA/MWR/MWRA	RL + RU( $^{t}$ DQSCK(MAX)/ $^{t}$ CK) + BL/2 - ODTLon - RD( $^{t}$ ODTon(MIN)/ $^{t}$ CK) + RD( $^{t}$ RPST) + 1	nCK	
	MRW	RL + RU( <sup>t</sup> DQSCK(MAX)/ <sup>t</sup> CK) + BL/2 + 3	nCK	
RD/RDA	MRR	BL/2	nCK	
WR/WRA/MWR/ MWRA		WL + 1 + BL/2 + RU( <sup>t</sup> WTR/ <sup>t</sup> CK)	nCK	
MRW		<sup>t</sup> MRD	_	
POWER-DOWN EXIT		<sup>t</sup> XP + <sup>t</sup> MRRI	-	
MRW	RD/RDA	<sup>t</sup> MRD	_	
	WR/WRA/MWR/MWRA	<sup>t</sup> MRD	_	
	MRW	<sup>t</sup> MRW	_	
RD/ RD-FIFO/ READ DQ CAL	MRW	RL + BL/2 + RU( $^{t}$ DQSCK(MAX)/ $^{t}$ CK) + RD( $^{t}$ RPST) + MAX(RU(7.5ns/ $^{t}$ CK), 8 $n$ CK)	nCK	
RD with AUTO PRECHARGE		RL + BL/2 + RU( ${}^{t}$ DQSCK(MAX)/ ${}^{t}$ CK) + RD( ${}^{t}$ RPST) + MAX(RU(7.5ns/ ${}^{t}$ CK), 8 ${}^{n}$ CK) + ${}^{n}$ RTP - 8	nCK	
WR/ MWR/ WR-FIFO		WL + 1 + BL/2 + MAX(RU(7.5ns/ <sup>t</sup> CK), 8 <i>n</i> CK)	nCK	
WR/MWR with AUTO PRE- CHARGE		WL + 1 + BL/2 + MAX(RU(7.5ns/ <sup>t</sup> CK), 8nCK) + nWR	nCK	

### **V<sub>REF</sub> Current Generator (VRCG)**

LPDDR4 SDRAM  $V_{REF}$  current generators (VRCG) incorporate a high current mode to reduce the settling time of the internal  $V_{REF(DQ)}$  and  $V_{REF(CA)}$  levels during training and when changing frequency set points during operation. The high current mode is enabled by setting MR13[OP3] = 1. Only DESELECT commands may be issued until  ${}^{t}VRCG_{ENABLE}$  is satisfied.  ${}^{t}VRCG_{ENABLE}$  timing is shown below.




**Figure 92: VRCG Enable Timing** 



VRCG high current mode is disabled by setting MR13[OP3] = 0. Only DESELECT commands may be issued until <sup>t</sup>VRCG\_DISABLE is satisfied. <sup>t</sup>VRCG\_DISABLE timing is shown below.

**Figure 93: VRCG Disable Timing** 



Note that LPDDR4 SDRAM devices support  $V_{FER(CA)}$  and  $V_{REF(DQ)}$  range and value changes without enabling VRCG high current mode.

**Table 122: VRCG Enable/Disable Timing** 

Parameter	Symbol	Min	Max	Unit
V <sub>REF</sub> high current mode enable time	tVRCG_ENABLE	_	200	ns
V <sub>REF</sub> high current mode disable time	tVRCG_DISABLE	_	100	ns




### **V<sub>REF</sub> Training**

### **V<sub>REF(CA)</sub>** Training

The device's internal  $V_{REF(CA)}$  specification parameters are operating voltage range, step size,  $V_{REF}$  step time,  $V_{REF}$  full-range step time, and  $V_{REF}$  valid level.

The voltage operating range specifies the minimum required  $V_{REF}$  setting range for LPDDR4 devices. The minimum range is defined by  $V_{REE,max}$  and  $V_{REE,min}$ .

Figure 94: V<sub>REF</sub> Operating Range (V<sub>REF,max</sub>, V<sub>REF,min</sub>)




The  $V_{REF}$  step size is defined as the step size between adjacent steps. However, for a given design, the device has one value for  $V_{REF}$  step size that falls within the given range.

The  $V_{REF}$  set tolerance is the variation in the  $V_{REF}$  voltage from the ideal setting. This accounts for accumulated error over multiple steps. There are two ranges for  $V_{REF}$  set tolerance uncertainty. The range of  $V_{REF}$  set tolerance uncertainty is a function of the number of steps n.

The  $V_{REF}$  set tolerance is measured with respect to the ideal line that is based on the two endpoints, where the endpoints are at the minimum and maximum  $V_{REF}$  values for a specified range.



Figure 95: V<sub>REF</sub> Set-Point Tolerance and Step Size



The  $V_{REF}$  increment/decrement step times are defined by  ${}^tV_{REF}$ \_TIME-SHORT,  ${}^tV_{REF}$ \_TIME-MIDDLE, and  ${}^tV_{REF}$ \_TIME-LONG. The parameters are defined from TS to TE as shown below, where TE is referenced to when the  $V_{REF}$  voltage is at the final DC level within the  $V_{REF}$  valid tolerance ( $V_{REEval}$  tol).

The  $V_{REF}$  valid level is defined by  $V_{REF,val\_tol}$  to qualify the step time TE (see the following figures). This parameter is used to ensure an adequate RC time constant behavior of the voltage level change after any  $V_{REF}$  increment/decrement adjustment. This parameter is only applicable for LPDDR4 component level validation/characterization.

 ${}^{t}V_{REF}$ \_TIME-SHORT is for a single step size increment/decrement change in the  $V_{REF}$  voltage.

 $^{t}V_{REF}$ \_TIME-MIDDLE is at least two stepsizes increment/decrement change within the same  $V_{REF}$ (CA) range in  $V_{REF}$  voltage.


 $^tV_{REF\_}TIME\text{-LONG}$  is the time including up to  $V_{REE,min}$  to  $V_{REE,max}$  or  $V_{REE,max}$  to  $V_{REE,min}$  change across the  $V_{REF(CA)}$  range in  $V_{REF}$  voltage.

TS is referenced to MRW command clock.

TE is referenced to  $V_{\text{REF\_val\_tol}}$ .



Figure 96: <sup>t</sup>V<sub>ref</sub> for Short, Middle, and Long Timing Diagram



The MRW command to the mode register bits are as follows;

MR12 OP[5:0] :  $V_{REF(CA)}$  Setting

MR12 OP[6]: V<sub>REF(CA)</sub> Range

The minimum time required between two  $V_{REF}$  MRW commands is  ${}^t\!V_{REF}$ \_TIME-SHORT for a single step and  ${}^t\!V_{REF}$ \_TIME-MIDDLE for a full voltage range step.

Figure 97: V<sub>REF(CA)</sub> Single-Step Increment






Figure 98: V<sub>REF(CA)</sub> Single-Step Decrement




Figure 99:  $V_{REF,(CA)}$  Full Step from  $V_{REF,min}$  to  $V_{REF,max}$ 





Figure 100:  $V_{REF(CA)}$  Full Step from  $V_{REF,max}$  to  $V_{REF,min}$ 



The following table contains the CA internal  $V_{\text{REF}}$  specification that will be characterized at the component level for compliance.



#### Table 123: Internal V<sub>REF(CA)</sub> Specifications

Symbol	Parameter	Min	Тур	Max	Unit	Notes
V <sub>REF(CA),max_r0</sub>	V <sub>REF(CA)</sub> range-0 MAX operating point	-	_	44.9%	$V_{\mathrm{DDQ}}$	1, 11
V <sub>REF(CA),min_r0</sub>	V <sub>REF(CA)</sub> range-0 MIN operating point	15.0%	_	_	$V_{\mathrm{DDQ}}$	1, 11
V <sub>REF(CA),max_r1</sub>	V <sub>REF(CA)</sub> range-1 MAX operating point	_	_	62.9%	$V_{\mathrm{DDQ}}$	1, 11
V <sub>REF(CA),min_r1</sub>	V <sub>REF(CA)</sub> range-1 MIN operating point	32.9%	_	_	$V_{\mathrm{DDQ}}$	1, 11
V <sub>REF(CA),step</sub>	V <sub>REF(CA)</sub> step size	0.50%	0.60%	0.70%	$V_{DDQ}$	2
V <sub>REF(CA),set_tol</sub>	V <sub>REF(CA)</sub> set tolerance	-11	0	11	mV	3, 4, 6
		-1.1	0	1.1	mV	3, 5, 7
tV <sub>REF</sub> _TIME-SHORT	V <sub>REF(CA)</sub> step time	_	_	100	ns	8
tV <sub>REF</sub> _TIME-MIDDLE		-	-	200	ns	12
tV <sub>REF</sub> _TIME-LONG		-	-	250	ns	9
tV <sub>REF_time_weak</sub>		-	-	1	ms	13, 14
V <sub>REF(CA)_val_tol</sub>	V <sub>REF(CA)</sub> valid tolerance	-0.10%	0.00%	0.10%	$V_{DDQ}$	10

- Notes: 1.  $V_{REF(CA)}$  DC voltage referenced to  $V_{DDO(DC)}$ .
  - 2.  $V_{REF(CA)}$  step size increment/decrement range.  $V_{REF(CA)}$  at DC level.
  - 3.  $V_{REF(CA),new} = V_{REF(CA),old} + n \times V_{REF(CA),step}$ ; n = number of steps; if increment, use "+"; if decrement, use "-".
  - 4. The minimum value of V<sub>REF(CA)</sub> setting tolerance = V<sub>REF(CA),new</sub> 11mV. The maximum value of  $V_{REF(CA)}$  setting tolerance =  $V_{REF(CA),new}$  + 11mV. For n > 4.
  - 5. The minimum value of  $V_{REF(CA)}$  setting tolerance =  $V_{REF(CA),new}$  1.1mV. The maximum value of  $V_{REF(CA)}$  setting tolerance =  $V_{REF(CA),new}$  + 1.1mV. For n  $\leq$  4.
  - 6. Measured by recording the minimum and maximum values of the V<sub>REF(CA)</sub> output over the range, drawing a straight line between those points and comparing all other V<sub>REF(CA)</sub> output settings to that line.
  - 7. Measured by recording the minimum and maximum values of the V<sub>REF(CA)</sub> output across four consecutive steps (n = 4), drawing a straight line between those points and comparing all other V<sub>REF(CA)</sub> output settings to that line.
  - 8. Time from MRW command to increment or decrement one step size for  $V_{REF(CA)}$ .
  - 9. Time from MRW command to increment or decrement  $V_{REF,min}$  to  $V_{REF,max}$  or  $V_{REF,max}$  to  $V_{REF,min}$  change across the  $V_{REF(CA)}$  range in  $V_{REF}$  voltage.
  - 10. Only applicable for DRAM component level test/characterization purposes. Not applicable for normal mode of operation. V<sub>REF</sub> valid is to qualify the step times which will be characterized at the component level.
  - 11. DRAM range-0 or range-1 set by MR12 OP[6].
  - 12. Time from MRW command to increment or decrement more than one step size up to a full range of  $V_{REF}$  voltage within the same  $V_{REF(CA)}$  range.
  - 13. Applies when VRCG high current mode is not enabled, specified by MR13 [OP3] = 0b.
  - 14. tV<sub>REF</sub>\_time\_weak covers all V<sub>REF</sub>(CA) range and value change conditions are applied to <sup>t</sup>V<sub>REF</sub>\_TIME-SHORT/MIDDLE/LONG.</sub>




### **V<sub>REF(DQ)</sub>** Training

The device's internal  $V_{REF(DQ)}$  specification parameters are operating voltage range, step size,  $V_{REF}$  step tolerance,  $V_{REF}$  step time and  $V_{REF}$  valid level.

The voltage operating range specifies the minimum required  $V_{REF}$  setting range for LPDDR4 devices. The minimum range is defined by  $V_{REF,max}$  and  $V_{REF,min}$ .

Figure 101: V<sub>REF</sub> Operating Range (V<sub>REF,max</sub>, V<sub>REF,min</sub>)




The  $V_{REF}$  step size is defined as the step size between adjacent steps. However, for a given design, the device has one value for  $V_{REF}$  step size that falls within the given range.

The  $V_{REF}$  set tolerance is the variation in the  $V_{REF}$  voltage from the ideal setting. This accounts for accumulated error over multiple steps. There are two ranges for  $V_{REF}$  set tolerance uncertainty. The range of  $V_{REF}$  set tolerance uncertainty is a function of the number of steps n.

The  $V_{REF}$  set tolerance is measured with respect to the ideal line that is based on the two endpoints, where the endpoints are at the minimum and maximum  $V_{REF}$  values for a specified range.



Figure 102: V<sub>REF</sub> Set Tolerance and Step Size



The  $V_{REF}$  increment/decrement step times are defined by  ${}^tV_{REF}$ \_TIME-SHORT,  ${}^tV_{REF}$ \_TIME-MIDDLE and  ${}^tV_{REF}$ \_TIME-LONG. The  ${}^tV_{REF}$ \_TIME-SHORT,  ${}^tV_{REF}$ \_TIME-MIDDLE and  ${}^tV_{REF}$ \_TIME-LONG times are defined from TS to TE in the following figure where TE is referenced to when the  $V_{REF}$  voltage is at the final DC level within the  $V_{REF}$  valid tolerance ( $V_{REFVAL\ TOL}$ ).

The  $V_{REF}$  valid level is defined by  $V_{REF,VAL\_TOL}$  to qualify the step time TE (see the figure below). This parameter is used to ensure an adequate RC time constant behavior of the voltage level change after any  $V_{REF}$  increment/decrement adjustment. This parameter is only applicable for DRAM component level validation/characterization.


 $^{t}V_{REF}$ \_TIME-SHORT is for a single step size increment/decrement change in the  $V_{REF}$  voltage.

 $^tV_{REF}$ \_TIME-MIDDLE is at least two step sizes of increment/decrement change in the  $V_{REF(DQ)}$  range in the  $V_{REF}$ voltage.

 $^tV_{REF}$ \_TIME-LONG is the time including and up to the full range of  $V_{REF}$  (MIN to MAX or MAX to MIN) across the  $V_{REF(DQ)}$  range in  $V_{REF}$  voltage.



Figure 103: V<sub>REF(DO)</sub> Transition Time for Short, Middle, or Long Changes



Notes: 1. TS is referenced to MRW command clock.

2. TE is referenced to V<sub>REE,VAL TOL</sub>.

The MRW command to the mode register bits are defined as:

MR14 OP[5:0]:  $V_{REF(DO)}$  setting

MR14 OP[6]: V<sub>REF(DO)</sub> range

The minimum time required between two  $V_{REF}$  MRW commands is  ${}^tV_{REF}$ \_TIME-SHORT for a single step and  ${}^tV_{REF}$ \_TIME-MIDDLE for a full voltage range step.

Figure 104: V<sub>REF(DQ)</sub> Single-Step Size Increment






Figure 105: V<sub>REF(DQ)</sub> Single-Step Size Decrement




Figure 106:  $V_{REF,(DQ)}$  Full Step from  $V_{REF,min}$  to  $V_{REF,max}$ 





Figure 107:  $V_{REF(DQ)}$  Full Step from  $V_{REF,max}$  to  $V_{REF,min}$ 



The following table contains the DQ internal  $V_{\text{REF}}$  specification that will be characterized at the component level for compliance.



#### Table 124: Internal V<sub>REF(DO)</sub> Specifications

Symbol	Parameter	Min	Тур	Max	Unit	Notes
V <sub>REF(DQ),max_r0</sub>	V <sub>REF</sub> MAX operating point Range-0	-	_	44.9%	$V_{\mathrm{DDQ}}$	1, 11
V <sub>REF(DQ),min_r0</sub>	V <sub>REF</sub> MIN operating point Range-0	15.0%	_	_	$V_{\mathrm{DDQ}}$	1, 11
V <sub>REF(DQ),max_r1</sub>	V <sub>REF</sub> MAX operating point Range-1	-	_	62.9%	$V_{\mathrm{DDQ}}$	1, 11
V <sub>REF(DQ),min_r1</sub>	V <sub>REF</sub> MIN operating point Range-1	32.9%	_	_	$V_{\mathrm{DDQ}}$	1, 11
V <sub>REF(DQ),step</sub>	V <sub>REF(DQ)</sub> step size	0.50%	0.60%	0.70%	$V_{DDQ}$	2
V <sub>REF(DQ),set_tol</sub>	V <sub>REF(DQ)</sub> set tolerance	-11	0	11	mV	3, 4, 6
		-1.1	0	1.1	mV	3, 5, 7
tV <sub>REF</sub> _TIME-SHORT	V <sub>REF(DQ)</sub> step time	_	_	100	ns	8
tV <sub>REF</sub> _TIME-MIDDLE		_	-	200	ns	12
tV <sub>REF</sub> _TIME-LONG	-	-	-	250	ns	9
tV <sub>REF_time_weak</sub>		-	_	1	ms	13, 14
V <sub>REF(DQ),val_tol</sub>	V <sub>REF(DQ)</sub> valid tolerance	-0.10%	0.00%	0.10%	$V_{DDQ}$	10

- Notes: 1.  $V_{REF(DO)}$  DC voltage referenced to  $V_{DDO(DC)}$ .
  - 2. V<sub>REF(DO)</sub> step size increment/decrement range. V<sub>REF(DO)</sub> at DC level.
  - 3.  $V_{REF(DQ),new} = V_{REF(DQ),old} + n \times V_{REF(DQ),step}$ ; n = number of steps; if increment, use "+"; if decrement, use "-".
  - 4. The minimum value of  $V_{REF(DQ)}$  setting tolerance =  $V_{REF(DQ),new}$  11mV. The maximum value of  $V_{REF(DQ)}$  setting tolerance =  $V_{REF(DQ),new}$  + 11mV. For n > 4.
  - 5. The minimum value of  $V_{REF(DQ)}$  setting tolerance =  $V_{REF(DQ),new}$  1.1mV. The maximum value of  $V_{REF(DQ)}$  setting tolerance =  $V_{REF(DQ),new}$  + 1.1mV. For n  $\leq$  4.
  - 6. Measured by recording the minimum and maximum values of the V<sub>REF(DO)</sub> output over the range, drawing a straight line between those points and comparing all other V<sub>REF(DQ)</sub> output settings to that line.
  - 7. Measured by recording the minimum and maximum values of the V<sub>REF(DO)</sub> output across four consecutive steps (n = 4), drawing a straight line between those points and comparing all other V<sub>REF(DO)</sub> output settings to that line.
  - 8. Time from MRW command to increment or decrement one step size for  $V_{RFF(DO)}$ .
  - 9. Time from MRW command to increment or decrement  $V_{REF,min}$  to  $V_{REF,max}$  or  $V_{REF,max}$  to  $V_{REF,min}$  change across the  $V_{REF(DQ)}$  Range in  $V_{REF(DQ)}$  Voltage.
  - 10. Only applicable for DRAM component level test/characterization purposes. Not applicable for normal mode of operation. V<sub>RFF</sub> valid is to qualify the step times which will be characterized at the component level.
  - 11. DRAM range-0 or range-1 set by MR14 OP[6].
  - 12. Time from MRW command to increment or decrement more than one step size up to a full range of  $V_{REF}$  voltage within the same  $V_{REF(DO)}$  range.
  - 13. Applies when VRCG high current mode is not enabled, specified by MR13 [OP3] = 0.
  - 14.  ${}^{t}V_{REF\_time\_weak}$  covers all  $V_{REF(DQ)}$  Range and Value change conditions are applied to <sup>t</sup>V<sub>REF</sub>\_TIME-SHOR/MIDDLE/LONG.



### **Command Bus Training**

#### **Command Bus Training Mode**

The command bus must be trained before enabling termination for high-frequency operation. The device provides an internal  $V_{REF(CA)}$  that defaults to a level suitable for unterminated, low-frequency operation, but the  $V_{REF(CA)}$  must be trained to achieve suitable receiver voltage margin for terminated, high-frequency operation.

The training mode described here centers the internal  $V_{REF(CA)}$  in the CA data eye and at the same time allows for timing adjustments of the CS and CA signals to meet setup/hold requirements. Because it can be difficult to capture commands prior to training the CA inputs, the training mode described here uses a minimum of external commands to enter, train, and exit the CA bus training mode.

The die has a bond-pad (ODT\_CA) but ODT\_CA pin is ignored by LPDDR4X devices. CA ODT is fully controlled through MR11 and MR22. See On-Die Termination for more information.

The device uses frequency set points to enable multiple operating settings for the die. The device defaults to FSP-OP[0] at power-up, which has the default settings to operate in un-terminated, low-frequency environments. Prior to training, the termination should be enabled for one die in each channel by setting MR13 OP[6] = 1b (FSP-WR[1]) and setting all other mode register bits for FSP-OP[1] to the desired settings for high-frequency operation. Upon training entry, the device will automatically switch to FSP-OP[1] and use the high-frequency settings during training (See the Command Bus Training Entry Timing figure for more information on FSP-OP register sets). Upon training exit, the device will automatically switch back to FSP-OP[0], returning to a "knowngood" state for unterminated, low-frequency operation.

To enter command bus training mode, issue a MRW-1 command followed by a MRW-2 command to set MR13 OP[0] = 1b (command bus training mode enabled).

After time <sup>t</sup>MRD, CKE may be set LOW, causing the device to switch to FSP-OP[1], and completing the entry into command bus training mode.

A status DQS\_t, DQS\_c, DQ, and DMI are as noted below; the DQ ODT state will be followed by FREQUENCY SET POINT function except in the case of output pins.

- DQS\_t[0], DQS\_c[0] become input pins for capturing DQ[6:0] levels by toggling.
- DQ[5:0] become input pins for setting V<sub>REF(CA)</sub> level.
- DQ[6] becomes an input pin for setting V<sub>REF(CA)</sub> range.
- DQ[7] and DMI[0] become input pins, and their input level is valid or floating.
- DQ[13:8] become output pins to feedback, capturing value via the command bus using the CS signal.
- DQS\_t[1], DQS\_c[1], DMI[1], and DQ[15:14] become output pins or are disabled, meaning the device may be driven to a valid level or may be left floating.

At time  ${}^tCAENT$  later, the device may change its  $V_{REF(CA)}$  range and value using input signals DQS\_t[0], DQS\_c[0], and DQ[6:0] from existing value that is set via MR12 OP[6:0]. The mapping between MR12 OP code and DQs is shown below. At least one  $V_{REF(CA)}$  setting is required before proceeding to the next training step.



#### Table 125: Mapping MR12 Op Code and DQ Numbers

				Mapping			
MR12 OP code	OP6	OP5	OP4	OP3	OP2	OP1	OP0
DQ number	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0

The new  $V_{REF(CA)}$  value must "settle" for time  ${}^{t}VREFCA\_Long$  before attempting to latch CA information.

**Note:** If DQ ODT is enabled in MR11-OP[2:0], then the SDRAM will terminate the DQ lanes during command bus training when entering  $V_{\text{REF(CA)}}$  range and values on DO[6:0].

To verify that the receiver has the correct  $V_{REF(CA)}$  setting, and to further train the CA eye relative to clock (CK), values latched at the receiver on the CA bus are asynchronously output to the DQ bus.

To exit command bus training mode, drive CKE HIGH, and after time <sup>t</sup>VREFCA\_Long, issue the MRW-1 command followed by the MRW-2 command to set MR13 OP[0] = 0b. After time <sup>t</sup>MRW, the device is ready for normal operation. After training exit, the device will automatically switch back to the FSP-OP registers that were in use prior to training.

Command bus training (CBT) may be executed from the idle or self refresh state. When executing CBT within the self refresh state, the device must not be in a power-down state (for example, CKE must be HIGH prior to training entry). CBT entry and exit is the same, regardless of the state from which CBT is initiated.

#### **Training Sequence for Single-Rank Systems**

The sequence example shown here assumes an initial low-frequency, non-terminating operating point training a high-frequency, terminating operating point. The **bold text** shows high-frequency instructions. Any operating point may be trained from any known good operating point.

- 1. Set MR13 OP[6] = 1b to enable writing to frequency set point 1 (FSP-WR[1]) (or FSP-OP[0]).
- 2. Write FSP-WR[1] (or FSP-WR[0]) registers for all channels to set up high-frequency operating parameters.
- 3. Issue MRW-1 and MRW-2 commands to enter command bus training mode.
- 4. Drive CKE LOW, and change CK frequency to the high-frequency operating point.
- 5. Perform command bus training (V<sub>REF(CA)</sub>, CS, and CA).
- 6. Exit training by driving CKE HIGH, change CK frequency to the low-frequency operating point, and issue MRW-1 and MRW-2 commands. When CKE is driven HIGH, the device will automatically switch back to the FSP-OP registers that were in use prior to training (trained values are not retained).
- 7. Write the trained values to FSP-WR[1] (or FSP-WR[0]) by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
- 8. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[1] (or FSP-OP[0]), to turn on termination, and change CK frequency to the high-frequency operating point. At this point the command bus is trained and you may proceed to other training or normal operation.



#### **Training Sequence for Multiple-Rank Systems**

The sequence example shown here is assuming an initial low-frequency operating point, training a high-frequency operating point. The **bold text** shows high-frequency instructions. Any operating point may be trained from any known good operating point.

- 1. Set MR13 OP[6] = 1b to enable writing to frequency set point 1 (FSP-WR[1]) (or FSP-WR[0]).
- 2. Write FSP-WR[1] (or FSP-WR[0]) registers for all channels and ranks to set up high-frequency operating parameters.
- 3. Read MR0 OP[7] on all channels and ranks to determine which die are terminating, signified by MR0 OP[7] = 1b.
- 4. Issue MRW-1 and MRW-2 commands to enter command bus training mode on the terminating rank.
- 5. Drive CKE LOW on the terminating rank (or all ranks), and change CK frequency to the high-frequency operating point.
- 6. Perform command bus training on the terminating rank ( $V_{REF(CA)}$ , CS, and CA).
- 7. Exit training by driving CKE HIGH, change CK frequency to the low-frequency operating point, and issue MRW-1 and MRW-2 commands to write the trained values to FSP-WR[1] (or FSP-WR[0]). When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (trained values are not retained by the device).
- 8. Issue MRW-1 and MRW-2 commands to enter training mode on the non-terminating rank (but keep CKE HIGH).
- 9. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[1] (or FSP-OP[0]), to turn on termination, and change CK frequency to the high-frequency operating point.
- 10. Drive CKE LOW on the non-terminating (or all) ranks. The non-terminating rank(s) will now be using FSP-OP[1] (or FSP-OP[0]).
- 11. Perform command bus training on the non-terminating rank ( $V_{REF(CA)}$ , CS, and CA).
- 12. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[0] (or FSP-OP[1]) to turn off termination.
- 13. Exit training by driving CKE HIGH on the non-terminating rank, change CK frequency to the low-frequency operating point, and issue MRW-1 and MRW-2 commands. When CKE is driven HIGH, the device will automatically switch back to the FSP-OP registers that were in use prior to training (that is, trained values are not retained by the device).
- 14. Write the trained values to FSP-WR[1] (or FSP-WR[0]) by issuing MRW-1 and MRW-2 commands and setting all applicable mode register parameters.
- 15. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[1] (or FSP-OP[0]), to turn on termination, and change CK frequency to the high-frequency operating point. At this point the command bus is trained for both ranks and the user may proceed to other training or normal operation.




#### **Relation Between CA Input Pin and DQ Output Pin**

#### **Table 126: Mapping CA Input Pin and DQ Output Pin**

		Mapping					
CA number	CA5	CA4	CA3	CA2	CA1	CA0	
DQ number	DQ13	DQ12	DQ11	DQ10	DQ9	DQ8	

Figure 108: Command Bus Training Mode Entry - CA Training Pattern I/O with V<sub>REF(CA)</sub> Value Update




Notes:

- 1. After <sup>t</sup>CKELCK, the clock can be stopped or the frequency changed any time.
- 2. The input clock condition should be satisfied <sup>t</sup>CKPRECS and <sup>t</sup>CKPSTCS.
- 3. Continue to drive CK, and hold CA and CS LOW, until <sup>†</sup>CKELCK after CKE is LOW (which disables command decoding).
- 4. The device may or may not capture the first rising edge of DQS\_t/DQS\_c due to an unstable first rising edge. Therefore, at least two consecutive pulses of DQS signal input is required every for DQS input signal while capturing DQ[6:0] signals. The captured value of the DQ[6:0] signal level by each DQS edge may be overwritten at any time and the device will temporarily update the V<sub>REF(CA)</sub> setting of MR12 after time <sup>t</sup>VREFCA\_Long.
- 5. <sup>t</sup>VREFCA\_Long may be reduced to <sup>t</sup>VREFCA\_Short if the following conditions are met: 1) The new V<sub>REF</sub> setting is a single step above or below the old V<sub>REF</sub> setting; 2) The DQS pulses a single time, or the new V<sub>REF</sub> setting value on DQ[6:0] is static and meets <sup>t</sup>DS,train/<sup>t</sup>DH,train for every DQS pulse applied.



- 6. When CKE is driven LOW, the device will switch its FSP-OP registers to use the alternate (non-active) set. For example, if the device is currently using FSP-OP[0], then it will switch to FSP-OP[1] when CKE is driven LOW. All operating parameters should be written to the alternate mode registers before entering command bus training to ensure that ODT settings, RL/WL/nWR setting, and so forth, are set to the correct values.
- 7. When CKE is driven LOW in command bus training mode, the device will change operation to the alternate FSP, that is, the inverse of the FSP programmed in the FSP-OP mode register.

Figure 109: Consecutive V<sub>REF(CA)</sub> Value Update




Notes:

- 1. After <sup>t</sup>CKELCK, the clock can be stopped or the frequency changed any time.
- 2. The input clock condition should be satisfied <sup>t</sup>CKPRECS and <sup>t</sup>CKPSTCS.
- 3. Continue to drive CK, and hold CA and CS LOW, until <sup>†</sup>CKELCK after CKE is LOW (which disables command decoding).
- 4. The device may or may not capture the first rising edge of DQS\_t/DQS\_c due to an unstable first rising edge. Therefore, at least two consecutive pulses of DQS signal input is required every for DQS input signal while capturing DQ[6:0] signals. The captured value of the DQ[6:0] signal level by each DQS edge may be overwritten at any time and the device will temporarily update the V<sub>REF(CA)</sub> setting of MR12 after time tVREFCA\_Long.
- 5. <sup>t</sup>VREFCA\_Long may be reduced to <sup>t</sup>VREFCA\_Short if the following conditions are met: 1) The new V<sub>REF</sub> setting is a single step above or below the old V<sub>REF</sub> setting; 2) The DQS



- pulses a single time, or the new V<sub>REF</sub> setting value on DQ[6:0] is static and meets <sup>t</sup>DS,train/<sup>t</sup>DH,train for every DQS pulse applied.
- 6. When CKE is driven LOW, the device will switch its FSP-OP registers to use the alternate (non-active) set. For example, if the device is currently using FSP-OP[0], then it will switch to FSP-OP[1] when CKE is driven LOW. All operating parameters should be written to the alternate mode registers before entering command bus training to ensure that ODT settings, RL/WL/nWR setting, and so forth, are set to the correct values.
- 7. When CKE is driven LOW in command bus training mode, the device will change operation to the alternate FSP, that is, the inverse of the FSP programmed in the FSP-OP mode register.

Figure 110: Command Bus Training Mode Exit with Valid Command




Notes

- 1. The clock can be stopped or the frequency changed any time before <sup>t</sup>CKCKEH. CK must meet <sup>t</sup>CKCKEH before CKE is driven HIGH. When CKE is driven HIGH, the clock frequency must be returned to the original frequency (that is, the frequency corresponding to the FSP at command bus training mode entry.
- 2. CS and CA[5:0] must be deselected (LOW) <sup>t</sup>CKCKEH before CKE is driven HIGH.
- 3. When CKE is driven HIGH, ODT\_CA will revert to the state/value defined by FSP-OP prior to command bus training mode entry, that is, the original frequency set point (FSP-OP, MR13-OP[7]). For example, if the device was using FSP-OP[1] for training, then it will switch to FSP-OP[0] when CKE is driven HIGH.
- 4. Training values are not retained by the device and must be written to the FSP-OP register set before returning to operation at the trained frequency. For example, V<sub>REF(CA)</sub> will return to the value programmed in the original set point.



5. When CKE is driven HIGH, the device will revert to the FSP in operation at command bus training mode entry.

Figure 111: Command Bus Training Mode Exit with Power-Down Entry



Votes:

- 1. The clock can be stopped or the frequency changed any time before <sup>t</sup>CKCKEH. CK must meet <sup>t</sup>CKCKEH before CKE is driven HIGH. When CKE is driven HIGH, the clock frequency must be returned to the original frequency (that is, the frequency corresponding to the FSP at command bus training mode entry.
- 2. CS and CA[5:0] must be deselected (LOW) <sup>t</sup>CKCKEH before CKE is driven HIGH.
- 3. When CKE is driven HIGH, ODT\_CA will revert to the state/value defined by FSP-OP prior to command bus training mode entry, that is, the original frequency set point (FSP-OP, MR13-OP[7]). For example, if the device was using FSP-OP[1] for training, then it will switch to FSP-OP[0] when CKE is driven HIGH.
- 4. Training values are not retained by the device and must be written to the FSP-OP register set before returning to operation at the trained frequency. For example,  $V_{REF(CA)}$  will return to the value programmed in the original set point.
- 5. When CKE is driven HIGH, the device will revert to the FSP in operation at command bus training mode entry.



### **Write Leveling**

### **Mode Register Write-WR Leveling Mode**

To improve signal-integrity performance, the device provides a write leveling feature to compensate for CK-to-DQS timing skew, affecting timing parameters such as <sup>t</sup>DQSS, <sup>t</sup>DSS, and <sup>t</sup>DSH. The memory controller uses the write leveling feature to receive feedback from the device, enabling it to adjust the clock-to-data strobe signal relationship for each DQS\_t/DQS\_c signal pair. The device samples the clock state with the rising edge of DQS signals and asynchronously feeds back to the memory controller. The memory controller references this feedback to adjust the clock-to-data strobe signal relationship for each DQS\_t/DQS\_c signal pair.

All data bits (DQ[7:0] for DQS[0] and DQ[15:8] for DQS[1]) carry the training feedback to the controller. Both DQS signals in each channel must be leveled independently. Write leveling entry/exit is independent between channels for dual-channel devices.

The device enters write leveling mode when mode register MR2-OP[7] is set HIGH. When entering write leveling mode, the state of the DQ pins is undefined. During write leveling mode, only DESELECT commands, or a MRW command to exit the WRITE LEVELING operation, are allowed. Depending on the absolute values of <sup>t</sup>QSL and <sup>t</sup>QSH in the application, the value of <sup>t</sup>DQSS may have to be better than the limits provided in the AC Timing Parameters section in order to satisfy the <sup>t</sup>DSS and <sup>t</sup>DSH specifications. Upon completion of the WRITE LEVELING operation, the device exits write leveling mode when MR2-OP[7] is reset LOW.


Write leveling should be performed before write training (DQS2DQ training).

#### Write Leveling Procedure

- 1. Enter write leveling mode by setting MR2-OP[7]=1.
- 2. Once in write leveling mode, DQS\_t must be driven LOW and DQS\_c HIGH after a delay of tWLDQSEN.
- 3. Wait for a time <sup>t</sup>WLDQSEN before providing the first DQS signal input. The delay time <sup>t</sup>WLMRD(MAX) is controller-dependent.
- 4. The device may or may not capture the first rising edge of DQS\_t due to an unstable first rising edge; therefore, at least two consecutive pulses of DQS signal input is required for every DQS input signal during write training mode. The captured clock level for each DQS edge is overwritten, and the device provides asynchronous feedback on all DQ bits after time <sup>t</sup>WLO.
- 5. The feedback provided by the device is referenced by the controller to increment or decrement the DQS\_t and/or DQS\_c delay settings.
- 6. Repeat steps 4 and 5 until the proper DQS\_t/DQS\_c delay is established.
- 7. Exit write leveling mode by setting MR2-OP[7] = 0.




### Figure 112: Write Leveling Timing - <sup>t</sup>DQSL(MAX)



Note: 1. Clock can be stopped except during DQS toggle period (CK\_t = LOW, CK\_c = HIGH). However, a stable clock prior to sampling is required to ensure timing accuracy.

Figure 113: Write Leveling Timing – <sup>t</sup>DQSL(MIN)




Note: 1. Clock can be stopped except during DQS toggle period (CK\_t = LOW, CK\_c = HIGH). However, a stable clock prior to sampling is required to ensure timing accuracy.

#### **Input Clock Frequency Stop and Change**

The input clock frequency can be stopped or changed from one stable clock rate to another stable clock rate during write leveling mode. The frequency stop or change timing is shown below.



Figure 114: Clock Stop and Timing During Write Leveling



otes: 1. CK\_t is held LOW and CK\_c is held HIGH during clock stop.

2. CS will be held LOW during clock stop.

**Table 127: Write Leveling Timing Parameters** 

Parameter	Symbol	Min/Max	Value	Units	
DQS_t/DQS_c delay after write leveling mode is	<sup>t</sup> WLDQSEN	MIN	20	<sup>t</sup> CK	
programmed		MAX	-		
Write preamble for write leveling	<sup>t</sup> WLWPRE	MIN	20	<sup>t</sup> CK	
		MAX	-		
First DQS_t/DQS_c edge after write leveling	<sup>t</sup> WLMRD	MIN	40	<sup>t</sup> CK	
mode is programmed		MAX	-		
Write leveling output delay	<sup>t</sup> WLO	MIN	0	ns	
		MAX	20		
MODE REGISTER SET command delay	<sup>t</sup> MRD	Refer to Mo	ode Register Timing Para	meter Table	
Valid clock requirement before DQS toggle	<sup>t</sup> CKPRDQS	MIN	MAX(7.5ns, 4nCK)	_	
		MAX	_		
Valid clock requirement after DQS toggle	<sup>t</sup> CKPSTDQS	MIN	MAX(7.5ns, 4nCK)	_	
		MAX	-		

**Table 128: Write Leveling Setup and Hold Timing** 

			Data Rate					
Parameter	Symbol	Min/Max	1600	2400	3200	3733	4267	Unit
Write leveling hold time	tWLH	MIN	150	100	75	62.5	50	ps
Write leveling setup time	tWLS	MIN	150	100	75	62.5	50	ps



**Table 128: Write Leveling Setup and Hold Timing (Continued)** 


			Data Rate						
Parameter	Symbol	Min/Max	1600	2400	3200	3733	4267	Unit	
Write leveling input valid window	tWLIVW	MIN	240	160	120	105	90	ps	

- Notes: 1. In addition to the traditional setup and hold time specifications, there is value in an invalid window-based specification for write leveling training. As the training is based on each device, worst-case process skews for setup and hold do not make sense to close timing between CK and DQS.
  - 2. tWLIVW is defined in a similar manner to TdIVW\_total, except that here it is a DQS invalid window with respect to CK. This would need to account for all voltage and temperature (VT) drift terms between CK and DQS within the device that affect the write leveling invalid window.

The figure below shows the DQS input mask for timing with respect to CK. The "total" mask (tWLIVW) defines the time the input signal must not encroach in order for the DQS input to be successfully captured by CK. The mask is a receiver property and it is not the valid data-eye.

Figure 115: DQS\_t/DQS\_c to CK\_t/CK\_c Timings at the Pins Referenced from the Internal Latch

Internal composite DQS eye center aligned to CK





### **MULTIPURPOSE Operation**

The device uses the MULTIPURPOSE command to issue a NO OPERATION (NOP) command and to access various training modes. The MPC command is initiated with CS, and CA[5:0] asserted to the proper state at the rising edge of CK, as defined by the Command Truth Table. The MPC command has seven operands (OP[6:0]) that are decoded to execute specific commands in the SDRAM. OP[6] is a special bit that is decoded on the first rising CK edge of the MPC command. When OP[6] = 0, the device executes a NOP command, and when OP[6] = 1, the device further decodes one of several training commands.

When OP[6] = 1 and the training command includes a READ or WRITE operation, the MPC command must be followed immediately by a CAS-2 command. For training commands that read or write, READ latency (RL) and WRITE latency (WL) are counted from the second rising CK edge of the CAS-2 command with the same timing relationship as a typical READ or WRITE command. The operands of the CAS-2 command following a MPC READ/WRITE command must be driven LOW. The following MPC commands must be followed by a CAS-2 command:

- WRITE-FIFO
- READ-FIFO
- READ DQ CALIBRATION

All other MPC commands do not require a CAS-2 command, including the following:

- NOP
- START DQS INTERVAL OSCILLATOR
- STOP DQS INTERVAL OSCILLATOR
- ZQCAL START (ZQ CALIBRATION START)
- ZQCAL LATCH (ZQ CALIBRATION LATCH)

**Table 129: MPC Command Definition** 

	d Pins										
СКЕ											
	CK_t									CK_t	
SDR Command	(n-1)	CK_t(n)	CS	CA0	CA1	CA2	CA3	CA4	CA5	Edge	Notes
MPC	Н	Н	Н	L	L	L	L	L	OP6	_41	1, 2
(Train, NOP)			L	OP0	OP1	OP2	OP3	OP4	OP5		

- 1. See the Command Truth Table for more information.
- MPC commands for READ or WRITE TRAINING operations must be immediately followed by the CAS-2 command, consecutively, without any other commands in between. The MPC command must be issued before issuing the CAS-2 command.




#### **Table 130: MPC Commands**

Function	Operand	Data
Training Modes	OP[6:0]	OXXXXXb: NOP
		<b>1000001b:</b> READ-FIFO: READ-FIFO supports only BL16 operation
		<b>1000011b:</b> READ DQ CALIBRATION (MR32/MR40)
		<b>1000101b:</b> RFU
		<b>1000111b:</b> WRITE-FIFO: WRITE-FIFO supports only BL16 operation
		<b>1001001b:</b> RFU
		1001011b: START DQS OSCILLATOR
		1001101b: STOP DQS OSCILLATOR
		1001111b: ZQCAL START
		<b>1010001b:</b> ZQCAL LATCH
		All Others: Reserved

**Notes** 

- 1. See command truth table for more information.
- 2. MPC commands for READ or WRITE TRAINING operations must be immediately followed by CAS-2 command consecutively without any other commands in-between. MPC command must be issued first before issuing the CAS-2 command.
- 3. WRITE-FIFO and READ-FIFO commands will only operate as BL16, ignoring the burst length selected by MR1 OP[1:0].

Figure 116: WRITE-FIFO –  ${}^{t}WPRE = 2nCK$ ,  ${}^{t}WPST = 0.5nCK$ 




- 1. MPC[WRITE-FIFO] can be executed with a single bank or multiple banks active, during refresh or during self refresh, with CKE HIGH.
- 2. Write-1 to MPC is shown as an example of command-to-command timing for MPC. Timing from Write-1 to MPC[WRITE-FIFO] is <sup>t</sup>WRWTR.
- Seamless MPC[WRITE-FIFO] commands may be executed by repeating the command every <sup>t</sup>CCD time.
- 4. MPC[WRITE-FIFO] uses the same command-to-data timing relationship (WL, <sup>t</sup>DQSS, <sup>t</sup>DQS2DQ) as a WRITE-1 command.
- 5. A maximum of five MPC[WRITE-FIFO] commands may be executed consecutively without corrupting FIFO data. The sixth MPC[WRITE-FIFO] command will overwrite the FIFO data



- from the first command. If fewer than five MPC[WRITE-FIFO] commands are executed, then the remaining FIFO locations will contain undefined data.
- 6. For the CAS-2 command following an MPC command, the CAS-2 operands must be driven LOW.
- 7. To avoid corrupting the FIFO contents, MPC[READ-FIFO] must immediately follow MPC[WRITE-FIFO]/CAS-2 without any other commands in-between. See Write Training section for more information on FIFO pointer behavior.


Figure 117: READ-FIFO - tWPRE = 2nCK, tWPST = 0.5nCK, tRPRE = Toggling, tRPST = 1.5nCK



- 1. MPC[WRITE-FIFO] can be executed with a single bank or multiple banks active, during refresh or during self refresh with CKE HIGH.
- 2. Seamless MPC[READ-FIFO] commands may be executed by repeating the command every <sup>t</sup>CCD time.
- 3. MPC[READ-FIFO] uses the same command-to-data timing relationship (RL, <sup>t</sup>DQSCK) as a READ-1 command.
- 4. Data may be continuously read from the FIFO without any data corruption. After five MPC[READ-FIFO] commands, the FIFO pointer will wrap back to the first FIFO and continue advancing. If fewer than five MPC[WRITE-FIFO] commands were executed, then the MPC[READ-FIFO] commands to those FIFO locations will return undefined data. See Write Training for more information on the FIFO pointer behavior.
- 5. For the CAS-2 command immediately following an MPC command, the CAS-2 operands must be driven LOW.
- 6. DMI[1:0] signals will be driven if WR-DBI, RD-DBI, or DM is enabled in the mode registers. See Write Training for more information on DMI behavior.



Figure 118: READ-FIFO - <sup>t</sup>RPRE = Toggling, <sup>t</sup>RPST = 1.5*n*CK



- 1. MPC[WRITE-FIFO] can be executed with a single bank or multiple banks active, during refresh or during self refresh with CKE HIGH.
- 2. MPC[READ-FIFO] to READ-1 operation is shown as an example of command-to-command timing for MPC. Timing from MPC[READ-FIFO] command to read is <sup>t</sup>RTRRD.
- Seamless MPC[READ-FIFO] commands may be executed by repeating the command every <sup>t</sup>CCD time.
- 4. MPC[READ-FIFO] uses the same command-to-data timing relationship (RL, <sup>t</sup>DQSCK) as a READ-1 command.
- 5. Data may be continuously read from the FIFO without any data corruption. After five MPC[READ-FIFO] commands, the FIFO pointer will wrap back to the first FIFO and continue advancing. If fewer than five MPC[WRITE-FIFO] commands are executed, then the MPC[READ-FIFO] commands to those FIFO locations will return undefined data. See Write Training for more information on the FIFO pointer behavior.
- For the CAS-2 command immediately following an MPC command, the CAS-2 operands must be driven LOW.
- 7. DMI[1:0] signals will be driven if WR-DBI, RD-DBI, or DM is enabled in the mode registers. See Write Training for more information on DMI behavior.

**Table 131: Timing Constraints for Training Commands** 

Previous Com- mand	Next Command	Minimum Delay	Unit	Notes
WR/MWR	MPC[WRITE-FIFO]	<sup>t</sup> WRWTR	nCK	1
	MPC[READ-FIFO]	Not allowed	_	2
	MPC[READ DQ CALIBRATION]	WL + RU( <sup>t</sup> DQSS(MAX)/ <sup>t</sup> CK) + BL/2 + RU( <sup>t</sup> WTR/ <sup>t</sup> CK)	nCK	
RD/MRR	MPC[WRITE-FIFO]	<sup>t</sup> RTRRD	nCK	3
	MPC[READ-FIFO]	Not allowed	_	2
	MPC[READ DQ CALIBRATION]	<sup>t</sup> RTRRD	nCK	3



#### **Table 131: Timing Constraints for Training Commands (Continued)**

Previous Com- mand	Next Command	Minimum Delay	Unit	Notes
MPC[WRITE-FIFO]	WR/MWR	Not allowed	_	2
	MPC[WRITE-FIFO]	<sup>t</sup> CCD	nCK	
	RD/MRR	Not allowed	-	2
	MPC[READ-FIFO]	WL + RU( <sup>t</sup> DQSS(MAX)/ <sup>t</sup> CK) + BL/2 + RU( <sup>t</sup> WTR/ <sup>t</sup> CK)	nCK	
	MPC[READ DQ CALIBRATION]	Not allowed	_	2
MPC[READ-FIFO]	WR/MWR	<sup>t</sup> RTRRD	nCK	3
	MPC[WRITE-FIFO]	<sup>t</sup> RTW	nCK	4
	RD/MRR	<sup>t</sup> RTRRD	nCK	3
	MPC[READ-FIFO]	<sup>t</sup> CCD	nCK	
	MPC[READ DQ CALIBRATION]	<sup>t</sup> RTRRD	nCK	3
MPC[READ DQ CALI-	WR/MWR	<sup>t</sup> RTRRD	nCK	3
BRATION]	MPC[WRITE-FIFO]	<sup>t</sup> RTRRD	nCK	3
	RD/MRR	<sup>t</sup> RTRRD	nCK	3
	MPC[READ-FIFO]	Not allowed	_	2
	MPC[READ DQ CALIBRATION]	<sup>t</sup> CCD	nCK	

- Notes: 1.  ${}^{t}WRWTR = WL + BL/2 + RU({}^{t}DQSS(MAX)/{}^{t}CK) + MAX(RU(7.5ns/{}^{t}CK), 8nCK)$ .
  - 2. No commands are allowed between MPC[WRITE-FIFO] and MPC[READ-FIFO] except the MRW commands related to training parameters.
  - 3.  ${}^{t}RTRRD = RL + RU({}^{t}DQSCK(MAX)/{}^{t}CK) + BL/2 + RD({}^{t}RPST) + MAX(RU(7.5ns/{}^{t}CK), 8nCK).$
  - 4. In case of DQ ODT disable MR11 OP[2:0] = 000b,

 ${}^{t}RTW = RL + RU({}^{t}DQSCK(MAX)/{}^{t}CK) + BL/2 - WL + {}^{t}WPRE + RD({}^{t}RPST).$ 

In case of DQ ODT enable MR11 OP[2:0] # 000b,

 ${}^{t}RTW = RL + RU({}^{t}DQSCK(MAX)/{}^{t}CK) + BL/2 + RD({}^{t}RPST) - ODTLon - RD({}^{t}ODTon(MIN)/{}^{t}CK)$ + 1.



### **Read DQ Calibration Training**

The READ DQ CALIBRATION TRAINING function outputs a 16-bit, user-defined pattern on the DQ pins. Read DQ calibration is initiated by issuing a MPC[READ DQ CALIBRATION] command followed by a CAS-2 command, which causes the device to drive the contents of MR32, followed by the contents of MR40 on each of DQ[15:0] and DMI[1:0]. The pattern can be inverted on selected DQ pins according to user-defined invert masks written to MR15 and MR20.

#### **Read DQ Calibration Training Procedure**

1. Issue MRW commands to write MR32 (first eight bits), MR40 (second eight bits), MR15 (eight-bit invert mask for byte 0), and MR20 (eight-bit invert mask for byte 1).

In the alternative, this step could be replaced with the default pattern:

- MR32 default = 5Ah
- MR40 default = 3Ch
- MR15 default = 55h
- MR20 default = 55h
- 2. Issue an MPC command, followed immediately by a CAS-2 command.
  - Each time an MPC command followed by a CAS-2 is received by the device, a 16-bit data burst will drive the eight bits programmed in MR32 followed by the eight bits programmed in MR40 on all I/O pins after the currently-set RL.
  - The data pattern will be inverted for I/O pins with a 1 programmed in the corresponding invert mask mode register bit (see table below).
  - The pattern is driven on the DMI pins, but no DATA BUS INVERSION function is enabled, even if read DBI is enabled in the mode register.
  - The MPC command can be issued every <sup>t</sup>CCD seamlessly, and <sup>t</sup>RTRRD delay is required between ARRAY READ command and the MPC command as well the delay required between the MPC command and an ARRAY READ.
  - The operands received with the CAS-2 command must be driven LOW.
- 3. DQ


Read DQ calibration training can be performed with any or no banks active during refresh or during self refresh with CKE HIGH.

**Table 132: Invert Mask Assignments** 

DQ pin	0	1	2	3	DMI0	4	5	6	7
MR15 bit	0	1	2	3	N/A	4	5	6	7
DQ pin	8	9	10	11	DMI1	12	13	14	15
MR20 bit	0	1	2	3	N/A	4	5	6	7




Figure 119: Read DQ Calibration Training Timing: Read-to-Read DQ Calibration



Notes:

- Read-1 to MPC operation is shown as an example of command-to-command timing. Timing from Read-1 to MPC command is <sup>t</sup>RTRRD.
- MPC uses the same command-to-data timing relationship (RL, <sup>t</sup>DQSCK, <sup>t</sup>DQSQ) as a Read-1 command.
- 3. BL = 16, Read preamble: Toggle, Read postamble: 0.5nCK.
- 4. DES commands are shown for ease of illustration; other commands may be valid at these times.

Figure 120: Read DQ Calibration Training Timing: Read DQ Calibration to Read DQ Calibration/Read



- 1. MPC[READ DQ CALIBRATION] to MPC[READ DQ CALIBRATION] operation is shown as an example of command-to-command timing.
- 2. MPC[READ DQ CALIBRATION] to READ-1 operation is shown as an example of command-to-command timing.
- 3. MPC[READ DQ CALIBRATION] uses the same command-to-data timing relationship (RL, <sup>t</sup>DQSCK, <sup>t</sup>DQSQ) as a READ-1 command.
- 4. Seamless MPC[READ DQ CALIBRATION] commands may be executed by repeating the command every <sup>t</sup>CCD time.
- 5. Timing from MPC[READ DQ CALIBRATION] command to READ-1 is <sup>t</sup>RTRRD.



- 6. BL = 16, Read preamble: Toggle, Read postamble: 0.5nCK.
- 7. DES commands are shown for ease of illustration; other commands may be valid at these times.

#### **Read DQ Calibration Training Example**

An example of read DQ calibration training output is shown in table below. This shows the 16-bit data pattern that will be driven on each DQ in byte 0 when one READ DQ CALIBRATION TRAINING command is executed. This output assumes the following mode register values are used:

- MR32 = 1CH
- MR40 = 59H
- MR15 = 55H
- MR20 = 55H

Table 133: Read DQ Calibration Bit Ordering and Inversion Example

								Bit Se	quen	e →							
Pin	Invert	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DQ0	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ1	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ2	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ3	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DMI0	Never	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ4	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ5	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ6	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ7	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ8	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ9	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ10	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ11	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DMI1	Never	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ12	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ13	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ14	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ15	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0

- 1. The patterns contained in MR32 and MR40 are transmitted on DQ[15:0] and DMI[1:0] when read DQ calibration is initiated via a MPC[READ DQ CALIBRATION] command. The pattern transmitted serially on each data lane, organized little endian such that the low-order bit in a byte is transmitted first. If the data pattern is 27H, then the first bit transmitted with be a 1, followed by 1, 1, 0, 0, 1, 0, and 0. The bit stream will be 00100111 →.
- 2. MR15 and MR20 may be used to invert the MR32/MR40 data pattern on the DQ pins. See MR15 and MR20 for more information. Data is never inverted on the DMI[1:0] pins.
- 3. DMI [1:0] outputs status follows MR Setting vs. DMI Status table.



 No DATA BUS INVERSION (DBI) function is enacted during read DQ calibration, even if DBI is enabled in MR3-OP[6].


**Table 134: MR Setting vs. DMI Status** 

DM Function MR13 OP[5]	WRITE DBIdc Function MR3 OP[7]	READ DBIdc Function MR3 OP[6] DMI	Status
1: Disable	0: Disable	0: Disable	High-Z
1: Disable	1: Enable	0: Disable	The data pattern is transmitted
1: Disable	0: Disable	1: Enable	The data pattern is transmitted
1: Disable	1: Enable	1: Enable	The data pattern is transmitted
0: Enable	0: Disable	0: Disable	The data pattern is transmitted
0: Enable	1: Enable	0: Disable	The data pattern is transmitted
0: Enable	0: Disable	1: Enable	The data pattern is transmitted
0: Enable	1: Enable	1: Enable	The data pattern is transmitted

#### MPC[READ DQ CALIBRATION] After Power-Down Exit

Following the power-down state, an additional time, <sup>t</sup>MRRI, is required prior to issuing the MPC[READ DQ CALIBRATION] command. This additional time (equivalent to <sup>t</sup>RCD) is required in order to be able to maximize power-down current savings by allowing more power-up time for the read DQ data in MR32 and MR40 data path after exit from standby, power-down mode.

Figure 121: MPC[READ DQ CALIBRATION] Following Power-Down State



### **Write Training**

The device uses an unmatched DQS-DQ path to enable high-speed performance and save power. As a result, the DQS strobe must be trained to arrive at the DQ latch centeraligned with the data eye. The DQ receiver is located at the DQ pad and has a shorter internal delay than the DQS signal. The DQ receiver will latch the data present on the



DQ bus when DQS reaches the latch, and training is accomplished by delaying the DQ signals relative to DQS such that the data eye arrives at the receiver latch centered on the DQS transition.

Two modes of training are available:

- Command-based FIFO WR/RD with user patterns
- An internal DQS clock-tree oscillator, which determines the need for, and the magnitude of, required training

The command-based FIFO WR/RD uses the MPC command with operands to enable this special mode of operation. When issuing the MPC command, if CA[5] is set LOW (OP[6] = 0), then the device will perform a NOP command. When CA[5] is set HIGH, the CA[4:0] pins enable training functions or are reserved for future use (RFU). MPC commands that initiate a read or write to the device must be followed immediately by a CAS-2 command. See the MPC Operation section for more information.

To perform write training, the controller can issue an MPC[WRITE-FIFO] command with OP[6:0] set, followed immediately by a CAS-2 command (CAS-2 operands should be driven LOW) to initiate a WRITE-FIFO. Timings for MPC[WRITE-FIFO] are identical to WRITE commands, with WL timed from the second rising clock edge of the CAS-2 command. Up to five consecutive MPC[WRITE-FIFO] commands with user-defined patterns may be issued to the device, which will store up to 80 values (BL16  $\times$  5) per pin that can be read back via the MPC[READ-FIFO] command. (The WRITE/READ-FIFO POINTER operation is described in a different section.

After writing data with the MPC[WRITE-FIFO] command, the data can be read back with the MPC[READ-FIFO] command and results can be compared with "expected" data to determine whether further training (DQ delay) is needed. MPC[READ-FIFO] is initiated by issuing an MPC command, as described in the MPC Operation section, followed immediately by a CAS-2 command (CAS-2 operands must be driven LOW). Timings for the MPC[READ-FIFO] command are identical to READ commands, with RL timed from the second rising clock edge of the CAS-2 command.

READ-FIFO is nondestructive to the data captured in the FIFO; data may be read continuously until it is disturbed by another command, such as a READ, WRITE, or another MPC[WRITE-FIFO]. If fewer than five WRITE-FIFO commands are executed, unwritten registers will have undefined (but valid) data when read back.

For example, if five WRITE-FIFO commands are executed sequentially, then a series of READ-FIFO commands will read valid data from FIFO[0], FIFO[1]....FIFO[4] and then wrap back to FIFO[0] on the next READ-FIFO. However, if fewer than five WRITE-FIFO commands are executed sequentially (example = 3), then a series of READ-FIFO commands will return valid data for FIFO[0], FIFO[1], and FIFO[2], but the next two READ-FIFO commands will return undefined data for FIFO[3] and FIFO[4] before wrapping back to the valid data in FIFO[0].

The READ-FIFO pointer and WRITE-FIFO pointer are reset under the following conditions:

- Power-up initialization
- · RESET n asserted
- Power-down entry
- Self refresh power-down entry



The MPC[WRITE-FIFO] command advances the WRITE-FIFO pointer, and the MPC[READ-FIFO] advances the READ-FIFO pointer. Also any normal (non-FIFO) READ operation (RD, RDA) advances both WRITE-FIFO pointer and READ-FIFO pointer. Issuing (non-FIFO) READ operation command is inhibited during write training period. To keep the pointers aligned, the SoC memory controller must adhere to the following restriction at the end of Write training period:

 $b = a + (n \times c)$ 

#### Where:


'a' is the number of MPC[WRITE-FIFO] commands

'b' is the number of MPC[READ-FIFO] commands

'c' is the FIFO depth (= 5 for LPDDR4)

'n' is a positive integer,  $\geq 0$ 


Figure 122: WRITE-to-MPC[WRITE-FIFO] Operation Timing



- 1. MPC[WRITE-FIFO] can be executed with a single bank or multiple banks active during REFRESH or during SELF REFRESH with CKE HIGH.
- 2. Write-1 to MPC is shown as an example of command-to-command timing for MPC. Timing from Write-1 to MPC[WRITE-FIFO] is <sup>1</sup>WRWTR.
- Seamless MPC[WR-FIFO] commands may be executed by repeating the command every <sup>t</sup>CCD time.
- MPC[WRITE-FIFO] uses the same command-to-data timing relationship (WL, <sup>t</sup>DQSS, <sup>t</sup>DQS2DQ) as a WRITE-1 command.
- 5. A maximum of five MPC[WRITE-FIFO] commands may be executed consecutively without corrupting FIFO data. The sixth MPC[WRITE-FIFO] command will overwrite the FIFO data from the first command. If fewer than five MPC[WRITE-FIFO] commands are executed, then the remaining FIFO locations will contain undefined data.
- 6. For the CAS-2 command following an MPC command, the CAS-2 operands must be driven LOW.
- 7. To avoid corrupting the FIFO contents, MPC[READ-FIFO] must immediately follow MPC[WRITE-FIFO]/CAS-2 without any other commands disturbing FIFO pointers in between. FIFO pointers are disturbed by CKE LOW, WRITE, MASKED WRITE, READ, READ DQ CALIBRATION, and MRR.
- 8. BL = 16, Write postamble = 0.5nCK.
- 9. DES commands are shown for ease of illustration; other commands may be valid at these times.




Figure 123: MPC[WRITE-FIFO]-to-MPC[READ-FIFO] Timing



- 1. MPC[WRITE-FIFO] can be executed with a single bank or multiple banks active during refresh or during self refresh with CKE HIGH.
- 2. MPC[WRITE-FIFO] to MPC[READ-FIFO] is shown as an example of command-to-command timing for MPC. Timing from MPC[WRITE-FIFO] to MPC[READ-FIFO] is specified in the command-to-command timing table.
- 3. Seamless MPC[READ-FIFO] commands may be executed by repeating the command every <sup>t</sup>CCD time.
- 4. MPC[READ-FIFO] uses the same command-to-data timing relationship (RL, <sup>t</sup>DQSCK, <sup>t</sup>DQSQ) as a READ-1 command.
- 5. Data may be continuously read from the FIFO without any data corruption. After five MPC[READ-FIFO] commands, the FIFO pointer will wrap back to the first FIFO and continue advancing. If fewer than five MPC[WRITE-FIFO] commands were executed, then the MPC[READ-FIFO] commands to those FIFO locations will return undefined data. See Write Training for more information on the FIFO pointer behavior.
- 6. For the CAS-2 command immediately following an MPC command, the CAS-2 operands must be driven LOW.
- 7. DMI[1:0] signals will be driven if WR-DBI, RD-DBI, or DM is enabled in the mode registers. See Write Training section for more information on DMI behavior.
- 8. BL = 16, Write postamble = 0.5nCK, Read preamble: Toggle, Read postamble: 0.5nCK.
- 9. DES commands are shown for ease of illustration; other commands may be valid at these times.




#### Figure 124: MPC[READ-FIFO] to Read Timing



- MPC[WRITE-FIFO] can be executed with a single bank or multiple banks active during refresh or during self refresh with CKE HIGH.
- 2. MPC[READ-FIFO] to READ-1 operation is shown as an example of command-to-command timing for MPC. Timing from MPC[READ-FIFO] command to READ is <sup>t</sup>RTRRD.
- 3. Seamless MPC[READ-FIFO] commands may be executed by repeating the command every <sup>t</sup>CCD time.
- MPC[READ-FIFO] uses the same command-to-data timing relationship (RL, <sup>t</sup>DQSCK, <sup>t</sup>DQSQ) as a READ-1 command.
- 5. Data may be continuously read from the FIFO without any data corruption. After five MPC[READ-FIFO] commands, the FIFO pointer will wrap back to the first FIFO and continue advancing. If fewer than five MPC[WRITE-FIFO] commands were executed, then the MPC[READ-FIFO] commands to those FIFO locations will return undefined data. See Write Training for more information on the FIFO pointer behavior.
- 6. For the CAS-2 command immediately following an MPC command, the CAS-2 operands must be driven LOW.
- 7. DMI[1:0] signals will be driven if WR-DBI, RD-DBI, or DM is enabled in the mode registers. See Write Training for more information on DMI behavior.
- 8. BL = 16, Read preamble: Toggle, Read postamble: 0.5nCK
- 9. DES commands are shown for ease of illustration; other commands may be valid at these times.




Figure 125: MPC[WRITE-FIFO] with DQ ODT Timing



- MPC[WRITE-FIFO] can be executed with a single bank or multiple banks active during refresh or during self refresh with CKE HIGH.
- 2. MPC[WRITE-FIFO] uses the same command-to-data/ODT timing relationship (RL, <sup>t</sup>DQSCK, <sup>t</sup>DQS2DQ, ODTLon, ODTLoff, <sup>t</sup>ODTon, <sup>t</sup>ODToff) as a WRITE-1 command.
- For the CAS-2 command immediately following an MPC command, the CAS-2 operands must be driven LOW.
- 4. BL = 16, Write postamble = 0.5nCK.
- 5. DES commands are shown for ease of illustration; other commands may be valid at these times.



Figure 126: Power-Down Exit to MPC[WRITE-FIFO] Timing



Notes:

- Any commands except MPC[WRITE-FIFO] and other exception commands defined other section in this document (for example. MPC[READ DQ CALIBRATION]).
- 2. DES commands are shown for ease of illustration; other commands may be valid at these times.

Table 135: MPC[WRITE-FIFO] AC Timing

Parameter	Symbol	MIN/MAX	Value	Unit
Additional time after <sup>t</sup> XP has expired until MPC[WRITE-FIFO] command may be issued	<sup>t</sup> MPCWR	MIN	<sup>t</sup> RCD + 3 <i>n</i> CK	-

#### **Internal Interval Timer**

As voltage and temperature change on the device, the DQS clock-tree delay will shift, requiring retraining. The device includes an internal DQS clock-tree oscillator to measure the amount of delay over a given time interval (determined by the controller), allowing the controller to compare the trained delay value to the delay value seen at a later time. The DQS oscillator will provide the controller with important information regarding the need to retrain and the magnitude of potential error.

The DQS interval oscillator is started by issuing an MPC command with OP[6:0] set as described in MPC Operation, which will start an internal ring oscillator that counts the number of time a signal propagates through a copy of the DQS clock tree.

The DQS oscillator may be stopped by issuing an MPC[STOP DQS OSCILLATOR] command with OP[6:0] set as described in MPC Operation, or the controller may instruct the SDRAM to count for a specific number of clocks and then stop automatically (See MR23 for more information). If MR23 is set to automatically stop the DQS oscillator, then the MPC[STOP DQS OSCILLATOR] command should not be used (illegal). When the DQS oscillator is stopped by either method, the result of the oscillator counter is automatically stored in MR18 and MR19.

The controller may adjust the accuracy of the result by running the DQS interval oscillator for shorter (less accurate) or longer (more accurate) duration. The accuracy of the



result for a given temperature and voltage is determined by the following equation, where run time = total time between START and STOP commands and DQS delay = the value of the DQS clock tree delay ( $^{t}$ DQS2DQ(MIN)/(MAX)):

DQS oscillator granularity error = 
$$\frac{2 \times (DQS \text{ delay})}{\text{run time}}$$

Additional matching error must be included, which is the difference between DQS training circuit and the actual DQS clock tree across voltage and temperature. The matching error is vendor specific. Therefore, the total accuracy of the DQS oscillator counter is given by:

DQS oscillator accuracy = 1 - granularity error - matching error

For example, if the total time between START and STOP commands is 100ns, and the maximum DQS clock tree delay is 800ps (<sup>t</sup>DQS2DQ(MAX)), then the DQS oscillator granularity error is:

DQS oscillator granularity error = 
$$\frac{2 \times (0.8 \text{ns})}{100 \text{ns}} = 1.6\%$$

This equates to a granularity timing error of 12.8ps. Assuming a circuit matching error of 5.5ps across voltage and temperature, the accuracy is:

DQS oscillator accuracy = 
$$1 - \frac{12.8 + 5.5}{800} = 97.7\%$$

For example, running the DQS oscillator for a longer period improves the accuracy. If the total time between START and STOP commands is 500ns, and the maximum DQS clock tree delay is 800ps (<sup>t</sup>DQS2DQ(MAX)), then the DQS oscillator granularity error is:

DQS oscillator granularity error = 
$$\frac{2 \times (0.8 \text{ns})}{500 \text{ns}} = 0.32\%$$

This equates to a granularity timing error or 2.56ps. Assuming a circuit matching error of 5.5ps across voltage and temperature, the accuracy is:

DQS oscillator accuracy = 
$$1 - \frac{2.56 + 5.5}{800} = 99.0\%$$

The result of the DQS interval oscillator is defined as the number of DQS clock tree delays that can be counted within the run time, determined by the controller. The result is stored in MR18-OP[7:0] and MR19-OP[7:0].

MR18 contains the least significant bits (LSB) of the result, and MR19 contains the most significant bits (MSB) of the result. MR18 and MR19 are overwritten by the SDRAM when a MPC[STOP DQS OSCILLATOR] command is received.

The SDRAM counter will count to its maximum value (=  $2^16$ ) and stop. If the maximum value is read from the mode registers, the memory controller must assume that the counter overflowed the register and therefore discard the result. The longest run time for the oscillator that will not overflow the counter registers can be calculated as follows:

Longest runtime interval =  $2^{16}$  x <sup>t</sup>DQS2DQ(MIN) =  $2^{16}$  × 0.2ns = 13.1 $\mu$ s



#### **DQS Interval Oscillator Matching Error**

The interval oscillator matching error is defined as the difference between the DQS training ckt (interval oscillator) and the actual DQS clock tree across voltage and temperature.

Parameters:


<sup>t</sup>DQS2DQ: Actual DQS clock tree delay

<sup>t</sup>DQS<sub>OSC</sub>: Training ckt (interval oscillator) delay

OSC<sub>Offset</sub>: Average delay difference over voltage and temperature (shown below)

OSC<sub>Match</sub>: DQS oscillator matching error

Figure 127: Interval Oscillator Offset - OSCoffset



Temperature(T)/Voltage(V)

OSC<sub>Match</sub>:

$$OSC_{Match} = [ tDQS2DQ(V,T) - tDQS_{OSC}(V,T) - OSC_{offset} ]$$

<sup>t</sup>DQS<sub>OSC</sub>:

$$^{t}DQS_{OSC}(V,T) = [ \frac{Runtime}{2 \times Count} ]$$

**Table 136: DQS Oscillator Matching Error Specification** 

Parameter	Symbol	MIN	MAX	Unit	Notes
DQS oscillator matching error	OSC <sub>Match</sub>	-20	20	ps	1, 2, 3, 4,
					5, 6, 7, 8
DQS oscillator offset	OSC <sub>offset</sub>	-100	100	ps	2, 4. 7

Notes: 1. The OSC<sub>Match</sub> is the matching error per between the actual DQS and DQS interval oscillator over voltage and temperature.



- 2. This parameter will be characterized or guaranteed by design.
- 3. The OSC<sub>Match</sub> is defined as the following:

$$OSC_{Match} = [ ^tDQS2DQ_{(V, T)} - ^tDQS_{OSC(V, T)} - OSC_{offset} ]$$

Where <sup>t</sup>DQS2DQ(V,T) and <sup>t</sup>DQS<sub>OSC</sub>(V,T) are determined over the same voltage and temperature conditions.

4. The runtime of the oscillator must be at least 200ns for determining <sup>t</sup>DQS<sub>OSC</sub>(V,T).


$$^{t}DQS_{OSC}(V,T) = [\frac{Runtime}{2 \times Count}]$$

- 5. The input stimulus for <sup>t</sup>DQS2DQ will be consistent over voltage and temperature conditions.
- 6. The OSC<sub>offset</sub> is the average difference of the endpoints across voltage and temperature.
- 7. These parameters are defined per channel.
- 8. <sup>t</sup>DQS2DQ(V,T) delay will be the average of DQS-to-DQ delay over the runtime period.

#### **OSC Count Readout Time**

OSC Stop to its counting value readout timing is shown in following figures.


Figure 128: In Case of DQS Interval Oscillator is Stopped by MPC Command



Note: 1. DQS interval timer run time setting :MR23 OP[7:0] = 00000000b.



Figure 129: In Case of DQS Interval Oscillator is Stopped by DQS Interval Timer



otes: 1. DQS interval timer run time setting: MR23 OP[7:0] # 00000000b.

2. Setting counts of MR23.

**Table 137: DQS Interval Oscillator AC Timing** 

Parameter	Symbol	MIN/MAX	Value	Unit
Delay time from OSC stop to mode regis-	<sup>t</sup> OSCO	MIN	MAX(40ns,	ns
ter readout			8 <i>n</i> CK)	

Note: 1. START DQS OSCILLATOR command is prohibited until <sup>t</sup>OSCO(MIN) is satisfied.



#### **Thermal Offset**

Because of tight thermal coupling, hot spots on an SOC can induce thermal gradients across the device. Because these hot spots may not be located near the thermal sensor, the temperature compensated self refresh (TCSR) circuit may not generate enough refresh cycles to guarantee memory retention. To address this shortcoming, the controller can provide a thermal offset that the memory can use to adjust its TCSR circuit to ensure reliable operation.

This thermal offset is provided through MR4 OP[6:5] to either or both channels (dual-channel devices). This temperature offset may modify refresh behaviour for the channel to which the offset is provided. It will take a maximum of 200µs to have the change reflected in MR4 OP[2:0] for the channel to which the offset is provided. If the induced thermal gradient from the device temperature sensor location to the hot spot location of the controller is greater than 15°C, self refresh mode will not reliably maintain memory contents.

To accurately determine the temperature gradient between the memory thermal sensor and the induced hot spot, the memory thermal sensor location must be provided to the controller.

#### **Temperature Sensor**

The device has a temperature sensor that can be read from MR4. This sensor can be used to determine the appropriate refresh rate, to determine whether AC timing de-rating is required at an elevated temperature range, and to monitor the operating temperature. Either the temperature sensor or the device  $T_{\rm OPER}$  can be used to determine if operating temperature requirements are being met.

The device monitors device temperature and updates MR4 according to <sup>t</sup>TSI. Upon exiting self refresh or power-down, the device temperature status bits shall be no older than <sup>t</sup>TSI.

When using the temperature sensor, the actual device case temperature may be higher than the  $T_{OPER}$  specification that applies to standard or elevated temperature ranges. For example,  $T_{CASE}$  may be above 85°C when MR4[2:0] = b011. The device enables a 2°C temperature margin between the point when the device updates the MR4 value and the point when the controller reconfigures the system accordingly. When performing tight thermal coupling of the device to external hot spots, the maximum device temperature may be higher than indicated by MR4.

To ensure proper operation when using the temperature sensor, consider the following:

- TempGradient is the maximum temperature gradient experienced by the device at the temperature of interest over a range of 2°C.
- ReadInterval is the time period between MR4 reads from the system.
- TempSensorInterval (<sup>t</sup>TSI) is the maximum delay between the internal updates of MR4.
- SysRespDelay is the maximum time between a read of MR4 and a response from the system.

In order to determine the required frequency of polling MR4, the system uses the Temp-Gradient and the maximum response time of the system in the following equation:

TempGradient × (ReadInterval +  ${}^{t}TSI + SysRespDelay$ )  $\leq 2{}^{\circ}C$ 



**Table 138: Temperature Sensor** 


Parameter	Symbol	Max/Min	Value	Unit
System temperature gradient	TempGradient	MAX	System Dependent	°C/s
MR4 read interval	ReadInterval	MAX	System Dependent	ms
Temperature sensor interval	<sup>t</sup> TSI	MAX	32	ms
System response delay	SysRespDelay	MAX	System Dependent	ms
Device temperature margin	TempMargin	MAX	2	°C

For example, if TempGradient is 10°C/s and the SysRespDelay is 1ms:

 $(10^{\circ}\text{C/s}) \text{ x (ReadInterval} + 32\text{ms} + 1\text{ms}) \leq 2^{\circ}\text{C}$ 

In this case, ReadInterval shall be no greater than 167ms.

**Figure 130: Temperature Sensor Timing** 



#### **ZQ Calibration**

The MPC command is used to initiate ZQ calibration, which calibrates the output driver impedance and CA/DQ ODT impedance across process, temperature, and voltage. ZQ calibration occurs in the background of device operation and is designed to eliminate any need for coordination between channels (that is, it allows for channel independence). ZQ calibration is required each time that the PU-Cal value (MR3-OP[0]) is changed. Additional ZQ CALIBRATION commands may be required as the voltage and temperature change in the system environment. CA ODT values (MR11-OP[6:4]) and DQ ODT values (MR11-OP[2:0]) may be changed without performing ZQ calibration, as long as the PU-Cal value doesn't change.



There are two ZQ calibration modes initiated with the MPC command: ZQCAL START and ZQCAL LATCH. ZQCAL START initiates the calibration procedure, and ZQCAL LATCH captures the result and loads it into the drivers.

A ZQCAL START command may be issued anytime the device is not in a power-down state. A ZQCAL LATCH command may be issued anytime outside of power-down after <sup>t</sup>ZQCAL has expired and all DQ bus operations have completed. The CA bus must maintain a deselect state during <sup>t</sup>ZQLAT to allow CA ODT calibration settings to be updated. The DQ calibration value will not be updated until ZQCAL LATCH is performed and <sup>t</sup>ZQLAT has been met. The following mode register fields that modify I/O parameters cannot be changed following a ZQCAL START command and before <sup>t</sup>ZQCAL has expired:

- PU-Cal (pull-up calibration V<sub>OH</sub> point)
- PDDS (pull-down drive strength and Rx termination)
- DQ ODT (DQ ODT value)
- CA ODT (CA ODT value)

#### **ZQCAL Reset**


The ZQCAL RESET command resets the output impedance calibration to a default accuracy of  $\pm 30\%$  across process, voltage, and temperature. This command is used to ensure output impedance accuracy to  $\pm 30\%$  when ZQCAL START and ZQCAL LATCH commands are not used.

The ZQCAL RESET command is executed by writing MR10-OP[0] = 1B.

#### **Table 139: ZQ Calibration Parameters**

Parameter	Symbol	Min/Max	Value	Unit
ZQCAL START to ZQCAL LATCH command interval	<sup>t</sup> ZQCAL	MIN	1	μs
ZQCAL LATCH to next valid command interval	<sup>t</sup> ZQLAT	MIN	MAX(30ns, 8nCK)	ns
ZQCAL RESET to next valid command interval	<sup>t</sup> ZQRESET	MIN	MAX(50ns, 3 <i>n</i> CK)	ns

Figure 131: ZQCAL Timing



Notes: 1. WRITE and PRECHARGE operations are shown for illustrative purposes. Any single or multiple valid commands may be executed within the <sup>t</sup>ZQCAL time and prior to latching the results.



Before the ZQCAL LATCH command can be executed, any prior commands that utilize
the DQ bus must have completed. WRITE commands with DQ termination must be given
enough time to turn off the DQ ODT before issuing the ZQCAL LATCH command. See
the ODT section for ODT timing.

#### **Multichannel Considerations**

The device includes a single ZQ pin and associated ZQ calibration circuitry. Calibration values from this circuit will be used by both channels according to the following protocol:

- The ZQCAL START command can be issued to either or both channels.
- The ZQCAL START command can be issued when either or both channels are executing other commands, and other commands can be issued during <sup>t</sup>ZQCAL.
- The ZQCAL START command can be issued to both channels simultaneously.
- The ZQCAL START command will begin the calibration unless a previously requested ZQ calibration is in progress.
- If the ZQCAL START command is received while a ZQ calibration is in progress, the command will be ignored and the in-progress calibration will not be interrupted.
- The ZQCAL LATCH command is required for each channel.
- The ZQCAL LATCH command can be issued to both channels simultaneously.
- The ZQCAL LATCH command will latch results of the most recent ZQCAL START command provided <sup>t</sup>ZQCAL has been met.
- ZQCAL LATCH commands that do not meet <sup>t</sup>ZQCAL will latch the results of the most recently completed ZQ calibration.
- The ZQRESET MRW commands will only reset the calibration values for the channel issuing the command.

In compliance with complete channel independence, either channel may issue ZQCAL START and ZQCAL LATCH commands as needed without regard to the state of the other channel.

#### **ZQ External Resistor, Tolerance, and Capacitive Loading**

To use the ZQ CALIBRATION function, a 240 ohms,  $\pm 1\%$  tolerance external resistor must be connected between the ZQ pin and  $V_{\rm DDO}$ .

If the system configuration shares the CA bus to form a x32 (or wider) channel, the ZQ pin of each die's x16 channel must use a separate ZQCAL resistor.

If the system configuration has more than one rank, and if the ZQ pins of both ranks are attached to a single resistor, then the SDRAM controller must ensure that the ZQCAL's don't overlap.

The total capacitive loading on the ZQ pin must be limited to 25pE For example, if a system configuration shares a CA bus between n channels to form an n x16 wide bus, and no means are available to control the ZQCAL separately for each channel (that is, separate CS, CKE, or CK), then each x16 channel must have a separate ZQCAL resistor. For a x32, two-rank system, each x16 channel must have its own ZQCAL resistor, but the ZQCAL resistor can be shared between ranks on each x16 channel. In this configuration, the CS signal can be used to ensure that the ZQCAL commands for Rank[0] and Rank[1] don't overlap.



### **Frequency Set Points**

Frequency set points enable the CA bus to be switched between two differing operating frequencies with changes in voltage swings and termination values, without ever being in an untrained state, which could result in a loss of communication to the device. This is accomplished by duplicating all CA bus mode register parameters, as well as other mode register parameters commonly changed with operating frequency.

These duplicated registers form two sets that use the same mode register addresses, with read/write access controlled by MR bit FSP-WR (frequency set point write/read) and the operating point controlled by MR bit FSP-OP (FREQUENCY SET POINT operation). Changing the FSP-WR bit enables MR parameters to be changed for an alternate frequency set point without affecting the current operation.

Once all necessary parameters have been written to the alternate set point, changing the FSP-OP bit will switch operation to use all of the new parameters simultaneously (within <sup>t</sup>FC), eliminating the possibility of a loss of communication that could be caused by a partial configuration change.

Parameters that have two physical registers controlled by FSP-WR and FSP-OP include those in the following table.

**Table 140: Mode Register Function With Two Physical Registers** 

MR Number	Operand	Function	Notes
MR1	OP[2]	WR-PRE (Write preamble length)	
	OP[3]	RD-PRE (Read preamble type)	
	OP[6:4]	nWR (Write-recovery for AUTO PRECHARGE command)	
	OP[7]	RD-PST (Read postamble length)	
MR2	OP[2:0]	RL (READ latency)	
	OP[5:3]	WL (WRITE latency)	
	OP[6]	WLS (WRITE latency set)	
MR3	OP[0]	PU-CAL (Pull-up calibration point)	1
	OP[1]	WR-PST(Write postamble length)	
	OP[5:3]	PDDS (Pull-down drive strength)	
	OP[6]	DBI-RD (DBI-read enable)	
	OP[7]	DBI-WR (DBI-write enable)	
MR11	OP[2:0]	DQ ODT (DQ bus receiver on-die termination)	
	OP[6:4]	CA ODT (CA bus receiver on-die termination)	
MR12	OP[5:0]	V <sub>REF(CA)</sub> (V <sub>REF(CA)</sub> setting)	
	OP[6]	VR <sub>CA</sub> (V <sub>REF(CA)</sub> range)	
MR14	OP[5:0]	V <sub>REF(DQ)</sub> (V <sub>REF(DQ)</sub> setting)	
	OP[6]	VR <sub>DQ</sub> (V <sub>REF(DQ)</sub> range)	



**Table 140: Mode Register Function With Two Physical Registers (Continued)** 

MR Number	Operand	Function	Notes
MR22	OP[2:0]	SOC ODT (Controller ODT value for V <sub>OH</sub> calibration)	
	OP[3]	ODTE-CK (CK ODT enabled for non-terminating rank)	
	OP[4]	ODTE-CS (CS ODT enable for non-terminating rank)	
	OP[5]	ODTD-CA (CA ODT termination disable)	

Note: 1. For dual-channel devices, PU-CAL setting is required as the same value for both Ch.A and Ch.B before issuing ZQCAL START command. See Mode Register Definition section for more details.

The table below shows how the two mode registers for each of the parameters in the previous table can be modified by setting the appropriate FSP-WR value and how device operation can be switched between operating points by setting the appropriate FSP-OP value. The FSP-WR and FSP-OP functions operate completely independently.

**Table 141: Relation Between MR Setting and DRAM Operation** 

	MR# and Op-			
Function	erand	Data	Operation	Notes
FSP-WR	MR13 OP[6]	0 (default)	Data write to mode register N for FSP-OP[0] by MRW command.	1
			Data read from mode register N for FSP-OP[0] by MRR command.	
		1	Data write to mode register N for FSP-OP[1] by MRW command.	
			Data read from mode register N for FSP-OP[1] by MRR command.	
FSP-OP	MR13 OP[7]	0 (default)	DRAM operates with mode register N for FSP-OP[0] setting.	2
		1	DRAM operates with mode register N for FSP-OP[1] setting.	

Notes: 1. FSP-WR stands for frequency set point write/read.


2. FSP-OP stands for frequency set point operating point.

#### **Frequency Set Point Update Timing**

The frequency set point update timing is shown below. When changing the frequency set point via MR13 OP[7], the  $V_{RCG}$  setting: MR13 OP[3] have to be changed into  $V_{REF}$  fast response (high current) mode at the same time. After frequency change time ( ${}^{t}FC$ ) is satisfied.  $V_{RCG}$  can be changed into normal operation mode via MR13 OP[3].



Figure 132: Frequency Set Point Switching Timing



Note: 1. For frequency change during frequency set point switching, refer to Input Clock Stop and Frequency Change section.

**Table 142: Frequency Set Point AC Timing** 

		Min/	Data Rate					
Parameter	Symbol	Max	1600	3200	3733	4267	Unit	Notes
Frequency set point switching time	<sup>t</sup> FC_short	MIN		200			ns	1
	<sup>t</sup> FC_middle	MIN	200				ns	
	<sup>t</sup> FC_long	MIN		25	50		ns	
Valid clock requirement after entering FSP change	<sup>t</sup> CKFSPE	MIN		MAX(7.5	ns, 4 <i>n</i> CK)		_	
Valid clock requirement before first valid command after FSP change	<sup>t</sup> CKFSPX	MIN		MAX(7.5ns, 4nCK)			_	

Note: 1. Frequency set point switching time depends on value of  $V_{REF(CA)}$  setting: MR12 OP[5:0] and  $V_{REF(CA)}$  range: MR12 OP[6] of FSP-OP 0 and 1. The details are shown in table below. Additionally change of frequency set point may affect  $V_{REF(DQ)}$  setting. Settling time of  $V_{REF(DQ)}$  level is the same as  $V_{REF(CA)}$  level.

**Table 143: tFC Value Mapping** 

Applica-	Step	Size	Range		
tion	From FSP-OP0	To FSP-OP1	From FSP -OP0	To FSP-OP1	
<sup>t</sup> FC_short	Base	A single step size incre- ment/decrement	Base	No change	
<sup>t</sup> FC_middle	Base	Two or more step size in- crement/decrement	Base	No change	



#### **Table 143:** <sup>t</sup>FC Value Mapping (Continued)

Applica- tion	Step	Size	Range		
	From FSP-OP0	To FSP-OP1	From FSP -OP0	To FSP-OP1	
	<sup>t</sup> FC_long	_	_	Base	Change

Note: 1. As well as change from FSP-OP1 to FSP-OP0.

#### **Table 144: tFC Value Mapping: Example**

Case	From/To	FSP-OP: MR13 OP[7]	V <sub>REF(CA)</sub> Setting: MR12: OP[5:0]	V <sub>REF(CA)</sub> Range: MR12 OP[6]	Application	Notes
1	From	0	001100	0	<sup>t</sup> FC_short	1
	То	1	001101	0		
2	From	0	001100	0	<sup>t</sup> FC_middle	2
	То	1	001110	0		
3	From	0	Don't Care	0	<sup>t</sup> FC_long	3
	То	1	Don't Care	1		


Notes: 1. A single step size increment/decrement for  $V_{REF(CA)}$  setting value.

- 2. Two or more step size increment/decrement for  $V_{REF(CA)}$  setting value.
- 3. V<sub>REF(CA)</sub> range is changed. In this case, changing V<sub>REF(CA)</sub> setting doesn't affect <sup>t</sup>FC value.

The LPDDR4 SDRAM defaults to FSP-OP[0] at power-up. Both set points default to settings needed to operate in un-terminated, low-frequency environments. To enable the device to operate at higher frequencies, Command bus training mode should be utilized to train the alternate frequency set point. See Command Bus Training section for more details on this training mode.




Figure 133: Training for Two Frequency Set Points



Once both of the frequency set points have been trained, switching between points can be performed with a single MRW followed by waiting for time <sup>t</sup>FC.


Figure 134: Example of Switching Between Two Trained Frequency Set Points



Switching to a third (or more) set point can be accomplished if the memory controller has stored the previously-trained values (in particular the  $V_{REF(CA)}$  calibration value) and rewrites these to the alternate set point before switching FSP-OP.



Figure 135: Example of Switching to a Third Trained Frequency Set Point



### **Pull-Up and Pull-Down Characteristics and Calibration**

**Table 145: Pull-Down Driver Characteristics – ZQ Calibration** 

R <sub>ONPD,nom</sub>	Register	Min	Nom	Max	Unit
40 ohms	R <sub>ON40PD</sub>	0.90	1.0	1.10	R <sub>ZQ</sub> /6
48 ohms	R <sub>ON48PD</sub>	0.90	1.0	1.10	R <sub>ZQ</sub> /5
60 ohms	R <sub>ON60PD</sub>	0.90	1.0	1.10	R <sub>ZQ</sub> /4
80 ohms	R <sub>ON80PD</sub>	0.90	1.0	1.10	R <sub>ZQ</sub> /3
120 ohms	R <sub>ON120PD</sub>	0.90	1.0	1.10	R <sub>ZQ</sub> /2
240 ohms	R <sub>ON240PD</sub>	0.90	1.0	1.10	R <sub>ZQ</sub> /1

Note: 1. All value are after ZQ calibration. Without ZQ calibration, R<sub>ONPD</sub> values are ±30%.

Table 146: Pull-Up Characteristics - ZQ Calibration

V <sub>OHPU,nom</sub>	V <sub>OH,nom</sub>	Min	Nom	Max	Unit
$V_{DDQ} \times 0.5$	300	0.90	1.0	1.10	V <sub>OH,nom</sub>
$V_{DDQ} \times 0.6$	360	0.90	1.0	1.10	V <sub>OH,nom</sub>

Notes: 1. All value are after ZQ calibration. Without ZQ calibration, R<sub>ONPD</sub> values are ±30%.

2.  $V_{OH,nom}$  (mV) values are based on a nominal  $V_{DDQ} = 0.6V$ .

**Table 147: Valid Calibration Points** 

		ODT Value					
V <sub>OHPU</sub>	240	120	80	60	48	40	
$V_{DDQ} \times 0.5$	Valid	Valid	Valid	Valid	Valid	Valid	



**Table 147: Valid Calibration Points (Continued)** 

		ODT Value					
V <sub>OHPU</sub>	240	120	80	60	48	40	
$V_{DDQ} \times 0.6$	DNU	Valid	DNU	Valid	DNU	DNU	

- Notes: 1. After the output is calibrated for a given V<sub>OH.nom</sub> calibration point, the ODT value may be changed without recalibration.
  - 2. If the  $V_{OH,nom}$  calibration point is changed, then recalibration is required.
  - 3. DNU = Do not use.


#### On-Die Termination for the Command/Address Bus

The on-die termination (ODT) feature allows the device to turn on/off termination resistance for CK\_t, CK\_c, CS, and CA[5:0] signals without the ODT control pin. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to turn on and off termination resistance for any target DRAM devices via the mode register setting.

A simple functional representation of the DRAM ODT feature is shown below.

Figure 136: ODT for CA

$$R_{TT} = \frac{V_{OUT}}{|I_{OUT}|}$$



### **ODT Mode Register and ODT State Table**

ODT termination values are set and enabled via MR11. The CA bus (CK\_t, CK\_c, CS, CA[5:0]) ODT resistance values are set by MR11 OP[6:4]. The default state for the CA is ODT disabled.

ODT is applied on the CA bus to the CK\_t, CK\_c, CS, and CA signals. Generally only one termination load will be present even if multiple devices are sharing the command signals. In contrast to LPDDR4 where the ODT\_CA input is used in combination with mode registers, LPDDR4X uses mode registers exclusively to enable CA termination. Before enabling CA termination via MR11, all ranks should have appropriate MR22 termi-



nation settings programmed. In a multi rank system, the terminating rank should be trained first, followed by the non-terminating rank(s).

**Table 148: Command Bus ODT State** 

CA ODT MR11[6:4]	ODTD-CA MR22 OP[5]	ODTE-CK MR22 OP[3]	ODTE-CS MR22 OP[4]	ODT State for CA	ODT State for CK	ODT State for CS
Disabled <sup>1</sup>	Valid <sup>2</sup>	Valid <sup>2</sup>	Valid <sup>2</sup>	Off	Off	Off
Valid <sup>2</sup>	0	0	0	On	On	On
Valid <sup>2</sup>	0	0	1	On	On	Off
Valid <sup>2</sup>	0	1	0	On	Off	On
Valid <sup>2</sup>	0	1	1	On	Off	Off
Valid <sup>2</sup>	1	0	0	Off	On	On
Valid <sup>2</sup>	1	0	1	Off	On	Off
Valid <sup>2</sup>	1	1	0	Off	Off	On
Valid <sup>2</sup>	1	1	1	Off	Off	Off

Notes: 1. Default value

2. Valid = 0 or 1

### **ODT Mode Register and ODT Characteristics**

#### **Table 149: ODT DC Electrical Characteristics for Command/Address Bus**

 $R_{ZO} = 240\Omega \pm 1\%$  over entire operating range after calibration

MR11 OP[6:4]	R <sub>TT</sub>	V <sub>OUT</sub>	Min	Nom	Max	Unit	Notes
001b	240Ω	$V_{OL(DC)} = 0.2 \times V_{DDQ}$	0.8	1.0	1.1	R <sub>ZQ</sub> /1	1, 2
		$V_{OM(DC)} = 0.50 \times V_{DDQ}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.75 \times V_{DDQ}$	0.9	1.0	1.3		
010b	120Ω	$V_{OL(DC)} = 0.2 \times V_{DDQ}$	0.8	1.0	1.1	R <sub>ZQ</sub> /2	1, 2
		$V_{OM(DC)} = 0.50 \times V_{DDQ}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.75 \times V_{DDQ}$	0.9	1.0	1.3		
011b	80Ω	$V_{OL(DC)} = 0.2 \times V_{DDQ}$	0.8	1.0	1.1	R <sub>ZQ</sub> /3	1, 2
		$V_{OM(DC)} = 0.50 \times V_{DDQ}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.75 \times V_{DDQ}$	0.9	1.0	1.3		
100b	60Ω	$V_{OL(DC)} = 0.2 \times V_{DDQ}$	0.8	1.0	1.1	R <sub>ZQ</sub> /4	1, 2
		$V_{OM(DC)} = 0.50 \times V_{DDQ}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.75 \times V_{DDQ}$	0.9	1.0	1.3		
101b	48Ω	$V_{OL(DC)} = 0.2 \times V_{DDQ}$	0.8	1.0	1.1	R <sub>ZQ</sub> /5	1, 2
		$V_{OM(DC)} = 0.50 \times V_{DDQ}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.75 \times V_{DDQ}$	0.9	1.0	1.3		
110b	40Ω	$V_{OL(DC)} = 0.2 \times V_{DDQ}$	0.8	1.0	1.1	R <sub>ZQ</sub> /6	1, 2
		$V_{OM(DC)} = 0.50 \times V_{DDQ}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.75 \times V_{DDQ}$	0.9	1.0	1.3		



### Table 149: ODT DC Electrical Characteristics for Command/Address Bus (Continued)

 $R_{70} = 240\Omega \pm 1\%$  over entire operating range after calibration

MR11 OP[6:4]	R <sub>TT</sub>	V <sub>OUT</sub>	Min	Nom	Max	Unit	Notes
Mismatch CA-to-CA	within clock	0.50 × V <sub>DDQ</sub>	_	_	2	%	1, 2, 3
group							


Notes:

- 1. The tolerance limits are specified after calibration with stable temperature and voltage. To understand the behavior of the tolerance limits when voltage or temperature changes after calibration, see the section on voltage and temperature sensitivity.
- 2. Pull-down ODT resistors are recommended to be calibrated at  $0.50 \times V_{DDQ}$ . Other calibration points may be used to achieve the linearity specification shown above; for example, calibration at  $0.75 \times V_{DDQ}$  and  $0.20 \times V_{DDQ}$ .
- 3. CA to CA mismatch within clock group variation for a given component including CK\_t, CK\_c, and CS (characterized).

$$\mbox{CA-to-CA mismatch} = \frac{\mbox{R}_{\mbox{\scriptsize ODT}} \mbox{(MAX)} - \mbox{R}_{\mbox{\scriptsize ODT}} \mbox{(MIN)}}{\mbox{R}_{\mbox{\scriptsize ODT}} \mbox{(AVG)}}$$

#### **ODT for CA Update Time**

Figure 137: ODT for CA Setting Update Timing in 4-Clock Cycle Command



### **DQ On-Die Termination**

On-die termination (ODT) is a feature that allows the device to turn on/off termination resistance for each DQ, DQS, and DMI signal without the ODT control pin. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to turn on and off termination resistance for any target DRAM devices during WRITE or MASK WRITE operation.


The ODT feature is off and cannot be supported in power-down and self refresh modes.



The switch is enabled by the internal ODT control logic, which uses the WRITE-1 or MASK WRITE-1 command and other mode register control information. The value of  $R_{\rm TT}$  is determined by the MR bits.

$$R_{TT} = \frac{V_{OUT}}{|I_{OUT}|}$$

Figure 138: Functional Representation of DQ ODT



#### **Table 150: ODT DC Electrical Characteristics for DQ Bus**

 $R_{ZO} = 240\Omega \pm 1\%$  over entire operating range after calibration

MR11 OP[2:0]	R <sub>TT</sub>	V <sub>OUT</sub>	Min	Nom	Max	Unit	Notes
001b	240Ω	$V_{OL(DC)} = 0.2 \times V_{DDQ}$	0.8	1.0	1.1	R <sub>ZQ</sub> /1	1, 2
		$V_{OM(DC)} = 0.50 \times V_{DDQ}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.75 \times V_{DDQ}$	0.9	1.0	1.3		
010b	120Ω	$V_{OL(DC)} = 0.2 \times V_{DDQ}$	0.8	1.0	1.1	R <sub>ZQ</sub> /2	1, 2
		$V_{OM(DC)} = 0.50 \times V_{DDQ}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.75 \times V_{DDQ}$	0.9	1.0	1.3		
011b	80Ω	$V_{OL(DC)} = 0.2 \times V_{DDQ}$	0.8	1.0	1.1	R <sub>ZQ</sub> /3	1, 2
		$V_{OM(DC)} = 0.50 \times V_{DDQ}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.75 \times V_{DDQ}$	0.9	1.0	1.3		
100b	60Ω	$V_{OL(DC)} = 0.2 \times V_{DDQ}$	0.8	1.0	1.1	R <sub>ZQ</sub> /4	1, 2
		$V_{OM(DC)} = 0.50 \times V_{DDQ}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.75 \times V_{DDQ}$	0.9	1.0	1.3		
101b	48Ω	$V_{OL(DC)} = 0.2 \times V_{DDQ}$	0.8	1.0	1.1	R <sub>ZQ</sub> /5	1, 2
		$V_{OM(DC)} = 0.50 \times V_{DDQ}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.75 \times V_{DDQ}$	0.9	1.0	1.3		
110b	40Ω	$V_{OL(DC)} = 0.2 \times V_{DDQ}$	0.8	1.0	1.1	R <sub>ZQ</sub> /6	1, 2
		$V_{OM(DC)} = 0.50 \times V_{DDQ}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.75 \times V_{DDQ}$	0.9	1.0	1.3		



### Table 150: ODT DC Electrical Characteristics for DQ Bus (Continued)

 $R_{ZO} = 240\Omega \pm 1\%$  over entire operating range after calibration

MR11 OP[2:0]	R <sub>TT</sub>	V <sub>OUT</sub>	Min	Nom	Max	Unit	Notes
Mismatch DQ-to-D clock grou	-	0.50 × V <sub>DDQ</sub>	_	_	2	%	1, 2, 3

- Notes: 1. The ODT tolerance limits are specified after calibration with stable temperature and voltage. To understand the behavior of the tolerance limits when voltage or temperature changes after calibration, see the following section on voltage and temperature sensitivity.
  - 2. Pull-down ODT resistors are recommended to be calibrated at  $0.50 \times V_{DDO}$ . Other calibration points may be used to achieve the linearity specification shown above, for example, calibration at  $0.75 \times V_{DDO}$  and  $0.20 \times V_{DDO}$ .
  - 3. DQ-to-DQ mismatch within byte variation for a given component, including DQS (characterized).

$$\label{eq:decomposition} \text{DQ-to-DQ mismatch=} \ \frac{\text{R}_{\text{ODT}} \ (\text{MAX}) - \text{R}_{\text{ODT}} \ (\text{MIN})}{\text{R}_{\text{ODT}} \ (\text{AVG})}$$

#### **Output Driver and Termination Register Temperature and Voltage Sensitivity**

When temperature and/or voltage change after calibration, the tolerance limits are widen according to the tables below.

Table 151: Output Driver and Termination Register Sensitivity Definition

	Definition				
Resistor	Point	Min	Мах	Unit	Notes
R <sub>ONPD</sub>	$0.50 \times V_{DDQ}$	90 - (dR $_{ONdT} \cdot  \Delta T $ ) - (dR $_{ONdV} \cdot  \Delta V $ )	110 + $(dR_{ONdT} \cdot  \Delta T )$ + $(dR_{ONdV} \cdot  \Delta V )$	%	1, 2
V <sub>OHPU</sub>	$0.50 \times V_{DDQ}$	90 - (d $V_{OHdT} \cdot  \Delta T $ ) - (d $V_{OHdV} \cdot  \Delta V $ )	110 + $(dV_{OHdT} \cdot  \Delta T )$ + $(dV_{OHdV} \cdot  \Delta V )$		1, 2
R <sub>TT(I/O)</sub>	$0.50 \times V_{DDQ}$	90 - (dR $_{ONdT} \cdot  \Delta T $ ) - (dR $_{ONdV} \cdot  \Delta V $ )	110 + $(dR_{ONdT} \cdot  \Delta T )$ + $(dR_{ONdV} \cdot  \Delta V )$		1, 2, 3
R <sub>TT(IN)</sub>	$0.50 \times V_{DD2}$	90 - (dR $_{ m ONdT} \cdot  \Delta T $ ) - (dR $_{ m ONdV} \cdot  \Delta V $ )	110 + ( $dR_{ONdT} \cdot  \Delta T $ ) + ( $dR_{ONdV} \cdot  \Delta V $ )		1, 2, 4

- Notes: 1.  $\Delta T = T T(@calibration)$ ,  $\Delta V = V V(@calibration)$ 
  - 2. dR<sub>ONdT</sub>, dR<sub>ONdV</sub>, dV<sub>OHdV</sub>, dV<sub>OHdV</sub>, dR<sub>TTdV</sub>, and dR<sub>TTdT</sub> are not subject to production test but are verified by design and characterization.
  - 3. This parameter applies to input/output pin such as DQS, DQ, and DMI.
  - 4. This parameter applies to input pin such as CK, CA, and CS.
  - 5. Refer to Pull-Up/Pull-Down Driver Characteristics for V<sub>OHPU</sub>.

Table 152: Output Driver and Termination Register Temperature and Voltage Sensitivity

Symbol	Parameter	Min	Max	Unit
dR <sub>ONdT</sub>	R <sub>ON</sub> temperature sensitivity	0	0.75	%/°C
dR <sub>ONdV</sub>	R <sub>ON</sub> voltage sensitivity	0	0.20	%/mV
dV <sub>OHdT</sub>	V <sub>OH</sub> temperature sensitivity	0	0.75	%/°C
dV <sub>OHdV</sub>	V <sub>OH</sub> voltage sensitivity	0	0.35	%/mV
dR <sub>TTdT</sub>	R <sub>TT</sub> temperature sensitivity	0	0.75	%/°C



### Table 152: Output Driver and Termination Register Temperature and Voltage Sensitivity (Continued)

Symbol	Parameter	Min	Max	Unit
dR <sub>TTdV</sub>	R <sub>TT</sub> voltage sensitivity	0	0.20	%/mV

#### **ODT Mode Register**

The ODT mode is enabled if MR11 OP[2:0] are non-zero. In this case, the value of  $R_{TT}$  is determined by the settings of those bits. The ODT mode is disabled if MR11 OP[2:0] = 0.

#### **Asynchronous ODT**

When ODT mode is enabled in MR11 OP[2:0], DRAM ODT is always High-Z. The DRAM ODT feature is automatically turned ON asynchronously after a WRITE-1, MASK WRITE-1, or MPC[WRITE-FIFO] command. After the burst write is complete, the DRAM ODT turns OFF asynchronously. The DQ bus ODT control is automatic and will turn the ODT resistance on/off if DQ ODT is enabled in the mode register.

The following timing parameters apply when the DQ bus ODT is enabled:

- ODTLon, <sup>t</sup>ODTon(MIN), <sup>t</sup>ODTon(MAX)
- ODTLoff, <sup>t</sup>ODToff(MIN), <sup>t</sup>ODToff(MAX)

 ${\rm ODTL_{ON}}$  is a synchronous parameter and is the latency from a CAS-2 command to the  ${}^{\rm t}{\rm ODTon}$  reference.  ${\rm ODTL_{ON}}$  latency is a fixed latency value for each speed bin. Each speed bin has a different  ${\rm ODTL_{ON}}$  latency.

Minimum  $R_{TT}$  turn-on time ( ${}^{t}ODTon(MIN)$ ) is the point in time when the device termination circuit leaves High-Z and ODT resistance begins to turn on.

Maximum  $R_{TT}$  turn on time ( ${}^{t}ODTon(MAX)$ ) is the point in time when the ODT resistance is fully on.

<sup>t</sup>ODTon(MIN) and <sup>t</sup>ODTon(MAX) are measured after ODTL<sub>ON</sub> latency is satisfied from CAS-2 command.

 $ODTL_{OFF}$  is a synchronous parameter and it is the latency from CAS-2 command to  $^tODToff$  reference.  $ODTL_{OFF}$  latency is a fixed latency value for each speed bin. Each speed bin has a different  $ODTL_{OFF}$  latency.

Minimum  $R_{TT}$  turn-off time ( ${}^{t}ODToff(MIN)$ ) is the point in time when the device termination circuit starts to turn off the ODT resistance.

Maximum ODT turn off time ( tODToff(MAX)) is the point in time when the on-die termination has reached High-Z.

<sup>t</sup>ODToff(MIN) and <sup>t</sup>ODToff(MAX) are measured after ODTL<sub>OFF</sub> latency is satisfied from CAS-2 command.

#### Table 153: ODTL<sub>ON</sub> and ODTL<sub>OFF</sub> Latency Values

ODTLON	Latency <sup>1</sup>			Lower	Upper
tWPRE	= 2 <sup>t</sup> CK	ODTL <sub>OFF</sub> Latency <sup>2</sup>		Frequency Limit	Frequency Limit
WL Set A (nCK)	WL Set B (nCK)	WL Set A (nCK)	WL Set B (nCK)	(>) (MHz)	(≤) (MHz)
N/A	N/A	N/A	N/A	10	266




Table 153: ODTLON and ODTLOFF Latency Values (Continued)

ODTLON	Latency <sup>1</sup>			Lower	Upper
tWPRE	= 2 <sup>t</sup> CK	ODTL <sub>OFF</sub>	ODTL <sub>OFF</sub> Latency <sup>2</sup>		Frequency Limit
WL Set A (nCK)	WL Set B (nCK)	WL Set A (nCK)	WL Set A (nCK) WL Set B (nCK)		(≤) (MHz)
N/A	N/A	N/A	N/A	266	533
N/A	6	N/A	N/A 22		800
4	12	20	28	800	1066
4	14	22	32	1066	1333
6	18	24	36	1333	1600
6	20	26 40		1600	1866
8	24	28	44	1866	2133

Notes: 1. ODTL<sub>ON</sub> is referenced from CAS-2 command.

2. ODTL<sub>OFF</sub> as shown in table assumes BL = 16. For BL32,  $8^{t}$ CK should be added.

Figure 139: Asynchronous ODTon/ODToff Timing



Notes: 1. BL = 16, Write postamble = 0.5nCK, DQ/DQS:  $V_{SSO}$  termination.

- 2.  $D_{IN} n = data-in to column n$ .
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.



#### **DQ ODT During Power-Down and Self Refresh Modes**

DQ bus ODT will be disabled in power-down mode. In self refresh mode, the ODT will be turned off when CKE is LOW but will be enabled if CKE is HIGH and DQ ODT is enabled in the mode register.

### **ODT During Write Leveling Mode**

If ODT is enabled in MR11 OP[2:0] in write leveling mode, the device always provides the termination on DQS signals. DQ termination is always off in write leveling mode.

**Table 154: Termination State in Write Leveling Mode** 

ODT State in MR11 OP[2:0]	DQS Termination	DQ[15:0]/DMI[1:0] Termination
Disabled	Off	Off
Enabled	On	Off

### **Target Row Refresh Mode**

The device limits the number of times that a given row can be accessed within a refresh period ( ${}^{t}$ REFW × 2) prior to requiring adjacent rows to be refreshed. The maximum activate count (MAC) is the maximum number of activates that a single row can sustain within a refresh period before the adjacent rows need to be refreshed. The row receiving the excessive actives is the target row (TRn), the adjacent rows to be refreshed are the victim rows. When the MAC limit is reached on TRn, either the device receives all (R × 2) REFRESH commands before another row activate is issued, or the device should be placed into targeted row refresh (TRR) mode. The TRR mode will refresh the rows adjacent to the TRn that encountered  ${}^{t}$ MAC limit.

If the device supports unlimited MAC value:  $MR24 \ OP[2:0] = 000$  and  $MR24 \ OP[3] = 1$ , TARGET ROW REFRESH operation is not required. Even though the device allows to set  $MR24 \ OP[7] = 1$ : TRR mode enable, in this case the device behavior is vendor specific. For example, a certain device may ignore MRW command for entering/exiting TRR mode or a certain device may support commands related TRR mode. See vendor device data sheets for details about TRR mode definition at supporting unlimited MAC value case.

There could be a maximum of two target rows to a victim row in a bank. The cumulative value of the activates from the two target rows on a victim row in a bank should not exceed MAC value.

MR24 fields are required to support the new TRR settings. Setting MR24 OP[7] = 1 enables TRR mode and setting MR24 OP[7] = 0 disables TRR mode. MR24 OP[6:4] defines which bank (BAn) the target row is located in (refer to MR24 table for details).

The TRR mode must be disabled during initialization as well as any other device calibration modes. The TRR mode is entered from a DRAM idle state, once TRR mode has been entered, no other mode register commands are allowed until TRR mode is completed; however, setting MR24 OP[7] = 0 to interrupt and reissue the TRR mode is allowed.

When enabled, TRR mode is self-clearing. The mode will be disabled automatically after the completion of defined TRR flow (after the third BAn precharge has completed plus <sup>t</sup>MRD). Optionally, the TRR mode can also be exited via another MRS command at




the completion of TRR by setting MR24 OP[7] = 0. If the TRR is exited via another MRS command, the value written to MR24 OP[6:4] are "Don't Care."

#### **TRR Mode Operation**

- 1. The timing diagram depicts TRR mode. The following steps must be performed when TRR mode is enabled. This mode requires all three ACT (ACT1, ACT2, and ACT3) and three corresponding PRE commands (PRE1, PRE2, and PRE3) to complete TRR mode. PRECHARGE All (PREA) commands issued while the device is in TRR mode will also perform precharge to BAn and counts towards PREn command
- 2. Prior to issuing the MRW command to enter TRR mode, the device should be in the idle state. MRW command must be issued with MR24 OP[7] = 1 and MR24 OP[6:4] defining the bank in which the targeted row is located. All other MR24 bits should remain unchanged.
- 3. No activity is to occur with the device until <sup>t</sup>MRD has been satisfied. When <sup>t</sup>MRD has been satisfied, the only commands allowed BAn, until TRR mode has completed, are ACT and PRE.
- 4. The first ACT to the BAn with the TRn address can now be applied; no other command is allowed at this point. All other banks must remain inactive from when the first BAn ACT command is issued until  $[(1.5 \text{ x}^{\text{t}}RAS) + {}^{\text{t}}RP]$  is satisfied.
- 5. After the first ACT to the BAn with the TRn address is issued, PRE to BAn is to be issued  $(1.5 \times {}^{t}RAS)$  later; and then followed  ${}^{t}RP$  later by the second ACT to the BAn with the TRn address.
- 6. After the second ACT to the BAn with the TRn address is issued, PRE to BAn is to be issued <sup>t</sup>RAS later and then followed <sup>t</sup>RP later by the third ACT to the BAn with the TRn address.
- 7. After the third ACT to the BAn with the TRn address is issued, PRE to BAn would be issued <sup>t</sup>RAS later. TRR mode is completed once <sup>t</sup>RP plus <sup>t</sup>MRD is satisfied.
- 8. TRR mode must be completed as specified to guarantee that adjacent rows are refreshed. Anytime the TRR mode is interrupted and not completed, the interrupted TRR mode must be cleared and then subsequently performed again. To clear an interrupted TRR mode, MR24 change is required with setting MR24 OP[7] = 0, MR24 OP[6:4] are "Don't Care," followed by three PRE to BAn, with <sup>t</sup>RP time in between each PRE command. The complete TRR sequence (steps 2–7) must be then reissued and completed to guarantee that the adjacent rows are refreshed.
- 9. A REFRESH command to the device, or entering self refresh mode, is not allowed while the device is in TRR mode.



**Figure 140: Target Row Refresh Mode** 



Notes:

- 1. TRn is the targeted row.
- 2. Bank BAn represents the bank in which the targeted row is located.
- 3. TRR mode self-clears after <sup>t</sup>MRD + <sup>t</sup>RP measured from the third BAn precharge PRE3 at clock edge Th4.
- 4. TRR mode or any other activity can be re-engaged after <sup>t</sup>RP + <sup>t</sup>MRD from the third BAn precharge PRE3. PRE\_ALL also counts if it is issued instead of PREn. TRR mode is cleared by the device after PRE3 to the BAn bank.
- 5. ACTIVATE commands to BAn during TRR mode do not provide refresh support (the refresh counter is unaffected).
- 6. The device must restore the degraded row(s) caused by excessive activation of the targeted row (TRn) necessary to meet refresh requirements.
- 7. A new TRR mode must wait <sup>t</sup>MRD + <sup>t</sup>RP time after the third precharge.
- 8. BAn may not be used with any other command.
- 9. ACT and PRE are the only allowed commands to BAn during TRR mode.
- 10. REFRESH commands are not allowed during TRR mode.
- 11. All timings are to be met by DRAM during TRR mode, such as <sup>t</sup>FAW. Issuing ACT1, ACT2, and ACT3 counts towards <sup>t</sup>FAW budget.

## **Post-Package Repair**

The device has fail row address repair as an optional post-package repair (PPR) feature and it is readable through MR25 OP[7:0].

PPR provides simple and easy repair method in the system and fail row address can be repaired by the electrical programming of Electrical-fuse scheme. The device can correct one row per bank with PPR.

Electrical-fuse cannot be switched back to un-fused states once it is programmed. The controller should prevent unintended PPR mode entry and repair.

### **Failed Row Address Repair**

- 1. Before entering PPR mode, all banks must be precharged.
- 2. Enable PPR using MR4 OP[4] = 1 and wait <sup>t</sup>MRD.
- 3. Issue ACT command with fail row address.
- 4. Wait <sup>t</sup>PGM to allow the device repair target row address internally then issue PRE-CHARGE




- 5. Wait <sup>†</sup>PGM\_EXIT after PRECHARGE, which allows the device to recognize repaired row address RAn.
- 6. Exit PPR mode with setting MR4 OP[4] = 0.
- 7. The device is ready for any valid command after <sup>t</sup>PGMPST.
- 8. In more than one fail address repair case, repeat step 2 to 7.

Once PPR mode is exited, to confirm whether the target row has correctly repaired, the host can verify the repair by writing data into the target row and reading it back after PPR exit with MR4 OP[4] = 0 and  ${}^{t}PGMPST$ .

The following timing diagram shows PPR operation.

**Figure 141: Post-Package Repair Timing** 



Notes

- 1. During <sup>t</sup>PGM, any other commands (including refresh) are not allowed on each die.
- 2. With one PPR command, only one row can be repaired at one time per die.
- 3. When PPR procedure completes, reset procedure is required before normal operation.
- 4. During PPR, memory contents are not refreshed and may be lost.

**Table 155: Post-Package Repair Timing Parameters** 

Parameter	Symbol	Min	Max	Units	
PPR programming time	<sup>t</sup> PGM	1000	_	ms	
PPR exit time	<sup>t</sup> PGM_EXIT	15	_	ns	
New address setting time	<sup>t</sup> PGMPST	50	-	μs	



### **Read Preamble Training**

Read preamble training is supported through the MPC function.

This mode can be used to train or read level the DQS receivers. After read preamble training is enabled by MR13 OP[1] = 1, the device will drive DQS\_t LOW and DQS\_c HIGH within tSDO and remain at these levels until an MPC[READ DQ CALIBRATION] command is issued.


During read preamble training, the DQS preamble provided during normal operation will not be driven by the device. After the MPC[READ DQ CALIBRATION] command is issued, the device will drive DQS\_t/DQS\_c and DQ like a normal READ burst after RL and <sup>t</sup>DQSCK. Prior to the MPC[READ DQ CALIBRATION] command, the device may or may not drive DQ[15:0] in this mode.

While in read preamble training mode, only READ DQ CALIBRATION commands may be issued.

- Issue an MPC[READ DQ CALIBRATION] command followed immediately by a CAS-2 command.
- Each time an MPC[READ DQ CALIBRATION] command followed by a CAS-2 is received by the device, a 16-bit data burst will, after the currently set RL, drive the eight bits programmed in MR32 followed by the eight bits programmed in MR40 on all I/O pins.
- The data pattern will be inverted for I/O pins with a 1 programmed in the corresponding invert mask mode register bit.
- Note that the pattern is driven on the DMI pins, but no DATA BUS INVERSION function is enabled, even if read DBI is enabled in the DRAM mode register.
- This command can be issued every <sup>t</sup>CCD seamlessly.
- The operands received with the CAS-2 command must be driven LOW.

Read preamble training is exited within  ${}^{t}SDO$  after setting MR13 OP[1] = 0.

#### Figure 142: Read Preamble Training



Note: 1. Read DQ calibration supports only BL16 operation.



### **Electrical Specifications**

#### **Absolute Maximum Ratings**

Stresses greater than those listed in the table below may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these conditions, or any other conditions outside those indicated in the operational sections of this document, is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

**Table 156: Absolute Maximum DC Ratings** 

Parameter	Symbol	Min	Max	Unit	Notes
$V_{DD1}$ supply voltage relative to $V_{SS}$	V <sub>DD1</sub>	-0.4	2.1	V	1
$V_{DD2}$ supply voltage relative to $V_{SS}$	V <sub>DD2</sub>	-0.4	1.5	V	1
V <sub>DDQ</sub> supply voltage relative to V <sub>SS</sub>	$V_{DDQ}$	-0.4	1.5	V	1
Voltage on any ball relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-0.4	1.5	V	
Storage temperature	T <sub>STG</sub>	<b>–</b> 55	125	°C	2

- Notes: 1. For information about relationships between power supplies, see the Voltage Ramp and Device Initialization section.
  - 2. Storage temperature is the case surface temperature on the center/top side of the device. For measurement conditions, refer to the JESD51-2 standard.

## **AC and DC Operating Conditions**

Operation or timing that is not specified is illegal. To ensure proper operation, the device must be initialized properly.

**Table 157: Recommended DC Operating Conditions** 

Symbol	Min	Тур	Max	DRAM	Unit	Notes
V <sub>DD1</sub>	1.70	1.80	1.95	Core 1 power	V	1, 2
V <sub>DD2</sub>	1.06	1.10	1.17	Core 2 power/Input buffer power	V	1, 2, 3
V <sub>DDQ</sub>	0.57	0.60	0.65	I/O buffer power	V	2, 3

- Notes: 1.  $V_{DD1}$  uses significantly less power than  $V_{DD2}$ .
  - 2. The voltage range is for DC voltage only. DC voltage is the voltage supplied at the DRAM and is inclusive of all noise up to 20 MHz at the DRAM package ball.
  - 3. The voltage noise tolerance from DC to 20 MHz exceeding a peak-to-peak tolerance of 45mV at the DRAM ball is not included in the TdIVW.

#### **Table 158: Input Leakage Current**

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input leakage current	Ι <sub>L</sub>	-4	4	μΑ	1, 2

1. For CK\_t, CK\_c, CKE, CS, CA, ODT\_CA, and RESET\_n. Any input  $0V \le V_{IN} \le V_{DD2}$ . All other pins not under test = 0V.



2. CA ODT is disabled for CK\_t, CK\_c, CS, and CA.

#### **Table 159: Input/Output Leakage Current**

Parameter/Condition	Symbol	Min	Мах	Unit	Notes
Input/Output leakage current	l <sub>oz</sub>	<b>–</b> 5	5	μΑ	1, 2

Notes: 1. For DQ, DQS\_t, DQS\_c, and DMI. Any I/O  $0V \le V_{OUT} \le V_{DDQ}$ .

2. I/Os status are disabled: High impedance and ODT off.

#### **Table 160: Operating Temperature Range**

Parameter/Condition	Symbol	Min	Max	Unit
Standard	T <sub>OPER</sub>	Note 4	85	°C
Elevated		85	Note 4	°C

Notes:

- 1. Operating temperature is the case surface temperature at the center of the top side of the device. For measurement conditions, refer to the JESD51-2 standard.
- 2. Some applications require the operation of LPDDR4 in the maximum temperature conditions in the elevated temperature range from 85°C to 105°C case temperature. For LPDDR4 devices, derating may be necessary to operate in this range. Refer to MR4.
- 3. Either the device case temperature rating or the temperature sensor can be used to set an appropriate refresh rate, determine the need for AC timing derating, and/or monitor the operating temperature (see Temperature Sensor). When using the temperature sensor, the actual device case temperature may be higher than the T<sub>OPER</sub> rating that applies for the standard or elevated temperature range. For example, T<sub>CASE</sub> could be above +85°C when the temperature sensor indicates a temperature of less than +85°C.
- 4. Refer to operating temperature range on top page.



## **AC and DC Input Measurement Levels**


#### **Input Levels for CKE**

**Table 161: Input Levels** 

Parameter	Symbol	Min	Max	Unit	Notes
Input HIGH level (AC)	V <sub>IH(AC)</sub>	0.75 × V <sub>DD2</sub>	$V_{DD2} + 0.2$	V	1
Input LOW level (AC)	V <sub>IL(AC)</sub>	-0.2	0.25 × V <sub>DD2</sub>	V	1
Input HIGH level (DC)	V <sub>IH(DC)</sub>	0.65 × V <sub>DD2</sub>	V <sub>DD2</sub> + 0.2	V	
Input LOW level (DC)	V <sub>IL(DC)</sub>	-0.2	0.35 × V <sub>DD2</sub>	V	

Note: 1. See the AC Overshoot and Undershoot section.

**Figure 143: Input Timing Definition for CKE** 




#### Input Levels for RESET\_n

**Table 162: Input Levels** 

Parameter	Symbol	Min	Max	Unit	Notes
Input HIGH level	V <sub>IH</sub>	0.80 × V <sub>DD2</sub>	V <sub>DD2</sub> + 0.2	V	1
Input LOW level	V <sub>IL</sub>	-0.2	0.20 × V <sub>DD2</sub>	V	1

Note: 1. See the AC Overshoot and Undershoot section.

Figure 144: Input Timing Definition for RESET\_n




### **Differential Input Voltage for CK**

The minimum input voltage needs to satisfy both  $V_{indiff\_CK}$  and  $V_{indiff\_CK}/2$  specification at input receiver and their measurement period is  $1^tCK$ .  $V_{indiff\_CK}$  is the peak-to-peak voltage centered on 0 volts differential and  $V_{indiff\_CK}/2$  is maximum and minimum peak voltage from 0 volts.



Figure 145: CK Differential Input Voltage



**Table 163: CK Differential Input Voltage** 

		1600	1600/1867		2133/2400/3200		4267		
Parameter	Symbol	Min	Max	Min	Мах	Min	Max	Unit	Note
CK differential input voltage	$V_{indiff\_CK}$	420	-	380	-	360	_	mV	1

Note: 1. The peak voltage of differential CK signals is calculated in a following equation.

- V<sub>indiff CK</sub> = (Maximum peak voltage) (Minimum peak voltage)
- Maximum peak voltage = MAX(f(t))
- Minimum peak voltage = MIN(f(t))
- $f(t) = V_{CK_t} V_{CK_c}$


### **Peak Voltage Calculation Method**

The peak voltage of differential clock signals are calculated in a following equation.

- $V_{IH.DIFF,peak}$  voltage = MAX(f(t))
- $V_{IL.DIFE,peak}$  voltage = MIN(f(t))
- $f(t) = V_{CK} V_{CK} c$



Figure 146: Definition of Differential Clock Peak Voltage




Note: 1.  $V_{REF(CA)}$  is device internal setting value by  $V_{REF}$  training.

### **Single-Ended Input Voltage for Clock**

The minimum input voltage need to satisfy  $V_{inse\_CK}, V_{inse\_CK\_HIGH},$  and  $V_{inse\_CK\_LOW}$  specification at input receiver.

Figure 147: Clock Single-Ended Input Voltage



Note: 1.  $V_{REF(CA)}$  is device internal setting value by  $V_{REF}$  training.




**Table 164: Clock Single-Ended Input Voltage** 

		1600/1867		2133/2400/3200		3733/4267		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Clock single-ended input voltage	$V_{inse\_CK}$	210	_	190	_	180	_	mV
Clock single-ended input voltage HIGH from V <sub>REF(CA)</sub>	V <sub>inse_CK_HIGH</sub>	105	_	95	_	90	_	mV
Clock single-ended input voltage LOW from V <sub>REF(CA)</sub>	V <sub>inse_CK_LOW</sub>	105	_	95	_	90	_	mV

#### **Differential Input Slew Rate Definition for Clock**

Input slew rate for differential signals (CK\_t, CK\_c) are defined and measured as shown below in figure and the tables.

Figure 148: Differential Input Slew Rate Definition for CK\_t, CK\_c



- Notes: 1. Differential signal rising edge from  $V_{ILdiff\ CK}$  to  $V_{IHdiff\ CK}$  must be monotonic slope.
  - 2. Differential signal falling edge from  $V_{IHdiff\_CK}$  to  $V_{ILdiff\_CK}$  must be monotonic slope.

Table 165: Differential Input Slew Rate Definition for CK\_t, CK\_c

Description	From	То	Defined by
Differential input slew rate for rising edge (CK_t - CK_c)	$V_{ILdiff\_CK}$	$V_{IHdiff\_CK}$	$V_{ILdiff\_CK} - V_{IHdiff\_CK} / \Delta TRdiff$
Differential input slew rate for falling edge (CK_t - CK_c)	$V_{IHdiff\_CK}$	$V_{ILdiff\_CK}$	$V_{ILdiff\_CK} - V_{IHdiff\_CK} / \Delta TFdiff$



Table 166: Differential Input Level for CK\_t, CK\_c

		1600/1867		2133/2400/3200		3733/4267		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Differential Input HIGH	V <sub>IHdiff_CK</sub>	175	-	155	-	145	_	mV
Differential Input LOW	$V_{ILdiff\_CK}$	-	-175	-	-155	-	-145	mV


Table 167: Differential Input Slew Rate for CK\_t, CK\_c

		1600/1867		2133/2400/3200		3733/4267		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Differential input slew rate for clock	SRIdiff_CK	2	14	2	14	2	14	V/ns

### **Differential Input Cross-Point Voltage**

The cross-point voltage of differential input signals (CK\_t, CK\_c) must meet the requirements in table below. The differential input cross-point voltage  $V_{IX}$  is measured from the actual cross-point of true and complement signals to the mid level that is  $V_{REF(CA)}$ .

Figure 149: V<sub>ix</sub> Definition (Clock)



Note: 1. The base levels of  $V_{ix\_CK\_FR}$  and  $V_{ix\_CK\_RF}$  are  $V_{REF(CA)}$  that is device internal setting value by  $V_{REF}$  training.



#### Table 168: Cross-Point Voltage for Differential Input Signals (Clock)

Notes 1 and 2 apply to entire table


		1600/1867		2133/2400/3200		3733/4267		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Clock differential input cross-point voltage ratio	$V_{ix\_CK\_ratio}$	_	25	_	25	_	25	%

- Notes: 1.  $V_{ix\_CK\_ratio}$  is defined by this equation:  $V_{ix\_CK\_ratio} = V_{ix\_CK\_FR}/|MIN(f(t))|$ 
  - 2.  $V_{ix\_CK\_ratio}$  is defined by this equation:  $V_{ix\_CK\_ratio} = V_{ix\_CK\_RF}/MAX(f(t))$

#### **Differential Input Voltage for DQS**

The minimum input voltage needs to satisfy both  $V_{indiff\_DQS}$  and  $V_{indiff\_DQS}/2$  specifications are satisfy both  $V_{indiff\_DQS}$  and  $V_{indiff\_DQS}$ . tion at input receiver and their measurement period is 1UI (tCK/2). V<sub>indiff\_DQS</sub> is the peak to peak voltage centered on 0 volts differential and V<sub>indiff DOS</sub>/2 is maximum and minimum peak voltage from 0 volts.

Figure 150: DQS Differential Input Voltage



**Table 169: DQS Differential Input Voltage** 

		1600/1867		2133/2400/3200		3733/4267			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
DQS differential input voltage	$V_{indiff\_DQS}$	360	_	360	1	340	_	mV	1

Note: 1. The peak voltage of differential DQS signals is calculated in a following equation.

- V<sub>indiff DOS</sub> = (Maximum peak voltage) (Minimum peak voltage)
- Maximum peak voltage = MAX(f(t))
- Minimum peak voltage = MIN(f(t))
- $f(t) = V_{DQS_t} V_{DQS_c}$


#### **Peak Voltage Calculation Method**

The peak voltage of differential DQS signals are calculated in a following equation.



- $V_{IH.DIFE,peak}$  voltage = MAX(f(t))
- $V_{IL.DIFF.peak}$  voltage = MIN(f(t))
- $f(t) = V_{DQS_t} V_{DQS_c}$

Figure 151: Definition of Differential DQS Peak Voltage




Note: 1.  $V_{REF(DO)}$  is device internal setting value by  $V_{REF}$  training.

#### **Single-Ended Input Voltage for DQS**

The minimum input voltage need to satisfy  $V_{inse\_DQS}$ ,  $V_{inse\_DQS\_HIGH}$ , and  $V_{inse\_DQS\_LOW}$  specification at input receiver.

Figure 152: DQS Single-Ended Input Voltage



Note: 1.  $V_{REF(DO)}$  is device internal setting value by  $V_{REF}$  training.




**Table 170: DQS Single-Ended Input Voltage** 

		1600/1867		2133/2400/3200		3733/4267		
Parameter	Symbol	Min	Max	Min	Max	Min	Мах	Unit
DQS single-ended input voltage	$V_{inse\_DQS}$	180	_	180	_	170	_	mV
DQS single-ended input voltage HIGH from V <sub>REF(DQ)</sub>	V <sub>inse_DQS_HIGH</sub>	90	_	90	_	85	_	mV
DQS single-ended input voltage LOW from V <sub>REF(DQ)</sub>	V <sub>inse_DQS_LOW</sub>	90	_	90	_	85	_	mV

#### **Differential Input Slew Rate Definition for DQS**

Input slew rate for differential signals (DQS\_t, DQS\_c) are defined and measured as shown below in figure and the tables.

Figure 153: Differential Input Slew Rate Definition for DQS\_t, DQS\_c



- Notes: 1. Differential signal rising edge from V<sub>ILdiff</sub> DOS to V<sub>IHdiff</sub> DOS must be monotonic slope.
  - 2. Differential signal falling edge from  $V_{IHdiff\_DQS}$  to  $V_{ILdiff\_DQS}$  must be monotonic slope.

Table 171: Differential Input Slew Rate Definition for DQS\_t, DQS\_c

Description	From	То	Defined by
Differential input slew rate for rising edge (DQS_t - DQS_c)	$V_{ILdiff\_DQS}$	$V_{IHdiff\_DQS}$	$V_{ILdiff\_DQS} - V_{IHdiff\_DQS} / \Delta TRdiff$
Differential input slew rate for falling edge (DQS_t - DQS_c)	$V_{IHdiff_DQS}$	$V_{ILdiff\_DQS}$	$V_{ILdiff\_DQS} - V_{IHdiff\_DQS} / \Delta TFdiff$



Table 172: Differential Input Level for DQS\_t, DQS\_c

		1600/1867		2133/2400/3200		3733/4267		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Differential Input HIGH	V <sub>IHdiff_DQS</sub>	140	_	140	-	120	_	mV
Differential Input LOW	$V_{ILdiff\_DQS}$	-	-140	-	-140	_	-120	mV


Table 173: Differential Input Slew Rate for DQS\_t, DQS\_c

		1600/1867		2133/2400/3200		3733/4267		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Differential input slew rate	SRIdiff	2	14	2	14	2	14	V/ns

#### **Differential Input Cross-Point Voltage**

The cross-point voltage of differential input signals (DQS\_t, DQS\_c) must meet the requirements in table below. The differential input cross-point voltage  $V_{IX}$  is measured from the actual cross-point of true and complement signals to the mid level that is  $V_{REF(DO)}$ .

Figure 154: V<sub>ix</sub> Definition (DQS)



Note: 1. The base levels of  $V_{ix\_DQS\_FR}$  and  $V_{ix\_DQS\_RF}$  are  $V_{REF(DQ)}$  that is device internal setting value by  $V_{REF}$  training.



#### **Table 174: Cross-Point Voltage for Differential Input Signals (DQS)**

Notes 1 and 2 apply to entire table

		1600/1867		2133/2400/3200		3733/4267		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
DQS differential input cross-point voltage ratio	$V_{ix\_DQS\_ratio}$	_	20	-	20	_	20	%

Notes: 1. V<sub>ix DQS ratio</sub> is defined by this equation: V<sub>ix DQS ratio</sub> = V<sub>ix DQS FR</sub>/[MIN(f(t))]

2.  $V_{ix\_DQS\_ratio}$  is defined by this equation:  $V_{ix\_DQS\_ratio} = V_{ix\_DQS\_RF}/MAX(f(t))$ 

#### Input Levels for ODT\_CA

#### **Table 175: Input Levels for ODT\_CA**

Parameter	Symbol	Min	Max	Unit
ODT input HIGH level	V <sub>IHODT</sub>	0.75 × V <sub>DD2</sub>	V <sub>DD2</sub> + 0.2	V
ODT input LOW level	V <sub>ILODT</sub>	-0.2	0.25 × V <sub>DD2</sub>	V

## **Output Slew Rate and Overshoot/Undershoot specifications**

### **Single-Ended Output Slew Rate**

### **Table 176: Single-Ended Output Slew Rate**


Note 1-5 applies to entire table

		Val		
Parameter	Symbol	Min	Max	Units
Single-ended output slew rate ( $V_{OH} = V_{DDQ} \times 0.5$ )	SRQse	3.0	9.0	V/ns
Output slew rate matching ratio (rise to fall)	-	0.8	1.2	_

- Notes: 1. SR = Slew rate; Q = Query output; se = Single-ended signal.
  - 2. Measured with output reference load.
  - 3. The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.
  - 4. The output slew rate for falling and rising edges is defined and measured between  $V_{OL(AC)} = 0.2 \times V_{OH(DC)}$  and  $V_{OH(AC)} = 0.8 \times V_{OH(DC)}$ .
  - 5. Slew rates are measured under average SSO conditions with 50% of the DQ signals per data byte switching.



Figure 155: Single-Ended Output Slew Rate Definition



### **Differential Output Slew Rate**


#### **Table 177: Differential Output Slew Rate**

Note 1-4 applies to entire table

		Val	lue	
Parameter	Symbol	Min	Max	Units
Differential output slew rate ( $V_{OH} = V_{DDQ} \times 0.5$ )	SRQdiff	6	18	V/ns

- Notes: 1. SR = Slew rate; Q = Query output; se = Differential signal.
  - 2. Measured with output reference load.
  - 3. The output slew rate for falling and rising edges is defined and measured between  $V_{OL(AC)} = -0.8 \times V_{OH(DC)}$  and  $V_{OH(AC)} = 0.8 \times V_{OH(DC)}$ .
  - 4. Slew rates are measured under average SSO conditions with 50% of the DQ signals per data byte switching.

Figure 156: Differential Output Slew Rate Definition



#### **Overshoot and Undershoot Specifications**



**Table 178: AC Overshoot/Undershoot Specifications** 

Parameter		1600	1866	3200	3733	4267	Unit
Maximum peak amplitude provided for over- shoot area	0.3	0.3	0.3	0.3	0.3	V	
Maximum peak amplitude provided for undershoot area	MAX	0.3	0.3	0.3	0.3	0.3	V
Maximum area above V <sub>DD</sub> / V <sub>DDQ</sub>	MAX	0.1	0.1	0.1	0.1	0.1	V-ns
Maximum area below V <sub>SS</sub> / V <sub>SSQ</sub>	0.1	0.1	0.1	0.1	0.1	V-ns	


Notes

- V<sub>DD</sub> stands for V<sub>DD2</sub> for CA[5:0], CK\_t, CS\_n, CKE, and ODT. V<sub>DD</sub> stands for V<sub>DDQ</sub> for DQ, DMI, DQS\_t, and DQS\_c.
- V<sub>SS</sub> stands for V<sub>SS</sub> for CA[5:0], CK\_t, CK\_c, CS\_n, CKE, and ODT. V<sub>SS</sub> stands for V<sub>SSQ</sub> for DQ, DMI, DQS\_t, and DQS\_c.
- 3. Maximum peak amplitude values are referenced from actual  $V_{DD}$  and  $V_{SS}$  values.
- 4. Maximum area values are referenced from maximum  $V_{DD}$  and  $V_{SS}$  values.

Table 179: Overshoot/Undershoot Specification for CKE and RESET

Parameter	Specification
Maximum peak amplitude provided for overshoot area	0.35V
Maximum peak amplitude provided for undershoot area	0.35V
Maximum area above V <sub>DD</sub>	0.8 V-ns
Maximum area below V <sub>SS</sub>	0.8 V-ns

Figure 157: Overshoot and Undershoot Definition




## **Driver Output Timing Reference Load**

Timing reference loads are not intended as a precise representation of any particular system environment or depiction of an actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.



**Figure 158: Driver Output Timing Reference Load** 




Note: 1. All output timing parameter values are reported with respect to this reference load; this reference load is also used to report slew rate.

### **LVSTL I/O System**

LVSTL I/O cells are comprised of a driver pull-up and pull-down and a terminator.

Figure 159: LVSTL I/O Cell




To ensure that the target impedance is achieved, calibrate the LVSTL I/O cell as following example:

- 1. Calibrate the pull-down device against a 240 ohm resistor to  $V_{\rm DDO}$  via the ZQ pin.
- Set strength control to minimum setting
- Increase drive strength until comparator detects data bit is less than V<sub>DDO</sub>/2
- NMOS pull-down device is calibrated to 240 ohms
- 2. Calibrate the pull-up device against the calibrated pull-down device.
- • Set  $V_{OH}$  target and NMOS controller ODT replica via MRS ( $V_{OH}$  can be automatically controlled by ODT MRS)



- · Set strength control to minimum setting
- Increase drive strength until comparator detects data bit is greater than V<sub>OH</sub> target
- NMOS pull-up device is calibrated to V<sub>OH</sub> target

#### Figure 160: Pull-Up Calibration



### **Input/Output Capacitance**

#### **Table 180: Input/Output Capacitance**

Notes 1 and 2 apply to entire table

Parameter	Symbol	Min	Max	Unit	Notes
Input capacitance, CK_t and CK_c	C <sub>CK</sub>	0.5	0.9		
Input capacitance delta, CK_t and CK_c	C <sub>DCK</sub>	0	0.09		3
Input capacitance, all other input-only pins	C <sub>I</sub>	0.5	0.9		4
Input capacitance delta, all other input-only pins	C <sub>DI</sub>	-0.1	0.1		5
Input/output capacitance, DQ, DMI, DQS_t, DQS_c	C <sub>IO</sub>	0.7	1.3	– pF	6
Input/output capacitance delta, DQS_t, DQS_c	C <sub>DDQS</sub>	0	0.1		7
Input/output capacitance delta, DQ, DMI	C <sub>DIO</sub>	-0.1	0.1		8
Input/output capacitance, ZQ pin	C <sub>ZQ</sub>	0	5.0		

- Notes: 1. This parameter applies to LPDDR4 die only (does not include package capacitance).
  - 2. This parameter is not subject to production testing; It is verified by design and characterization. The capacitance is measured according to JEP147 (procedure for measuring input capacitance using a vector network analyzer), with  $V_{DD1}$ ,  $V_{DD2}$ ,  $V_{DDQ}$ , and  $V_{SS}$  applied; All other pins are left floating.
  - 3. Absolute value of  $C_{CK_t} C_{CK_c}$ .
  - 4. C<sub>1</sub> applies to CS, CKE, and CA[5:0].
  - 5.  $C_{DI} = C_I 0.5 \times (C_{CK_t} + C_{CK_c})$ ; It does not apply to CKE.
  - 6. DMI loading matches DQ and DQS.
  - 7. Absolute value of  $C_{DQS\_t}$  and  $C_{DQS\_c}$ .
  - 8.  $C_{DIO} = C_{IO} Average(C_{DQn}, C_{DMI}, C_{DQS_t}, C_{DQS_c})$  in byte-lane.



## **IDD Specification Parameters and Test Conditions**

**Table 181: IDD Measurement Conditions** 

	Switching for CA											
CK_t edge	R1	R2	R3	R4	R5	R6	R7	R8				
CKE	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH				
CS	LOW	LOW	LOW	LOW	LOW	LOW	LOW	LOW				
CA0	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH				
CA1	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH				
CA2	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH				
CA3	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH				
CA4	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH				
CA5	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH				

- Notes: 1. LOW =  $V_{IN} \le V_{IL(DC)}$  MAX.  $HIGH = V_{IN} \ge V_{IH(DC)} MIN.$ 
  - STABLE = Inputs are stable at a HIGH or LOW level.
  - 2. CS must always be driven LOW.
  - 3. 50% of CA bus is changing between HIGH and LOW once per clock for the CA bus.
  - 4. The pattern is used continuously during  $I_{DD}$  measurement for  $I_{DD}$  values that require switching on the CA bus.

Table 182: CA Pattern for  $I_{DD4R}$  for BL = 16

Clock Cycle Number	CKE	cs	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	READ-1	L	Н	L	L	L	L
N+1	HIGH	LOW		L	Н	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	Н	L	L	Н	L
N+3	HIGH	LOW		L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	HIGH	READ-1	L	Н	L	L	L	L
N+9	HIGH	LOW		L	Н	L	L	Н	L
N+10	HIGH	HIGH	CAS-2	L	Н	L	L	Н	Н
N+11	HIGH	LOW		Н	Н	Н	Н	Н	Н
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L



Table 182: CA Pattern for  $I_{DD4R}$  for BL = 16 (Continued)

Clock Cycle Number	CKE	cs	Command	CA0	CA1	CA2	CA3	CA4	CA5
N+15	HIGH	LOW	DES	L	L	L	L	L	L

- 1. BA[2:0] = 010; C[9:4] = 000000 or 1111111; Burst order C[3:2] = 00 or 11 (same as LPDDR3 I<sub>DDR4R</sub> specification).
- 2. CA pins are kept LOW with DES command to reduce ODT current (different from LPDDR3 I<sub>DDR4R</sub> specification).

Table 183: CA Pattern for  $I_{DD4W}$  for BL = 16

Clock Cycle Number	CKE	cs	Command	CA0	CA1	CA2	САЗ	CA4	CA5
N	HIGH	HIGH	WRITE-1	L	L	Н	L	L	L
N+1	HIGH	LOW		L	Н	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	Н	L	L	Н	L
N+3	HIGH	LOW		L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	HIGH	WRITE-1	L	L	Н	L	L	L
N+9	HIGH	LOW		L	Н	L	L	Н	L
N+10	HIGH	HIGH	CAS-2	L	Н	L	L	Н	Н
N+11	HIGH	LOW		L	L	Н	Н	Н	Н
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L

- Notes: 1. BA[2:0] = 010; C[9:4] = 000000 or 1111111 (same as LPDDR3  $I_{DDR4W}$  specification).
  - 2. No burst ordering (different from LPDDR3  $I_{DDR4W}$  specification).
  - 3. CA pins are kept LOW with DES command to reduce ODT current (different from LPDDR3 I<sub>DDR4W</sub> specification).

Table 184: Data Pattern for  $I_{DD4W}$  (DBI Off) for BL = 16

	DBI Off Case												
DQ[7] DQ[6] DQ[5] DQ[4] DQ[3] DQ[2] DQ[1] DQ[0] DBI # or													
BL0	1	1	1	1	1	1	1	1	0	8			
BL1	1	1	1	1	0	0	0	0	0	4			
BL2	0	0	0	0	0	0	0	0	0	0			
BL3	0	0	0	0	1	1	1	1	0	4			



Table 184: Data Pattern for I<sub>DD4W</sub> (DBI Off) for BL = 16 (Continued)

					BI Off Cas	e				
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
BL16	1	1	1	1	1	1	0	0	0	6
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	1	1	1	1	1	1	1	1	0	8
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	0	0	0	6
BL27	1	1	1	1	0	0	0	0	0	4
BL28	1	1	1	1	1	1	1	1	0	8
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
# of 1s	16	16	16	16	16	16	16	16		

Note: 1. Simplified pattern; same data pattern was applied to DQ[4], DQ[5], DQ[6], and DQ[7] to reduce complexity for I<sub>DD4W</sub> pattern programming.

Table 185: Data Pattern for  $I_{DD4R}$  (DBI Off) for BL = 16

	DBI Off Case											
DQ[7] DQ[6] DQ[5] DQ[4] DQ[3] DQ[2] DQ[1] DQ[0] DBI # of 1										# of 1s		
BL0	1	1	1	1	1	1	1	1	0	8		



Table 185: Data Pattern for  $I_{DD4R}$  (DBI Off) for BL = 16 (Continued)

				C	OBI Off Cas	e				
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
BL16	1	1	1	1	1	1	1	1	0	8
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	0	0	0	0
BL19	0	0	0	0	1	1	1	1	0	4
BL20	1	1	1	1	1	1	0	0	0	6
BL21	1	1	1	1	0	0	0	0	0	4
BL22	0	0	0	0	0	0	1	1	0	2
BL23	0	0	0	0	1	1	1	1	0	4
BL24	0	0	0	0	0	0	0	0	0	0
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	1	1	0	8
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	1	1	0	2
BL29	0	0	0	0	1	1	1	1	0	4
BL30	1	1	1	1	1	1	0	0	0	6
BL31	1	1	1	1	0	0	0	0	0	4
# of 1s	16	16	16	16	16	16	16	16		

Note: 1. Simplified pattern; same data pattern was applied to DQ[4], DQ[5], DQ[6], and DQ[7] to reduce complexity for I<sub>DD4R</sub> pattern programming.



Table 186: Data Pattern for  $I_{DD4W}$  (DBI On) for BL = 16

					DBI On Cas	е				
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
BL16	0	0	0	0	0	0	1	1	1	3
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	0	0	0	0	0	0	0	0	1	1
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	1	1	1	3
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	0	0	1	1
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
# of 1s	8	8	8	8	8	8	16	16	8	

Note: 1. DBI enabled burst: BL0, BL6, BL8, BL14, BL16, BL22, BL26, and BL28.



Table 187: Data Pattern for  $I_{DD4R}$  (DBI On) for BL = 16

					OBI On Cas	е				
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
BL16	0	0	0	0	0	0	0	0	1	1
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	0	0	0	0
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	1	1	1	3
BL21	1	1	1	1	0	0	0	0	0	4
BL22	0	0	0	0	0	0	1	1	0	2
BL23	0	0	0	0	1	1	1	1	0	4
BL24	0	0	0	0	0	0	0	0	0	0
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	0	0	1	1
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	1	1	0	2
BL29	0	0	0	0	1	1	1	1	0	4
BL30	0	0	0	0	0	0	1	1	1	3
BL31	1	1	1	1	0	0	0	0	0	4
# of 1s	8	8	8	8	8	8	16	16	8	

Note: 1. DBI enabled burst: BL0, BL6, BL8, BL14, BL20, BL26, and BL30.



Table 188: CA Pattern for  $I_{DD4R}$  for BL = 32

Clock Cycle				546	614	645	645	614	645
Number	CKE	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	READ-1	L	Н	L	L	L	L
N+1	HIGH	LOW		L	Н	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	Н	L	L	Н	L
N+3	HIGH	LOW		L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	LOW	DES	L	L	L	L	L	L
N+9	HIGH	LOW	DES	L	L	L	L	L	L
N+10	HIGH	LOW	DES	L	L	L	L	L	L
N+11	HIGH	LOW	DES	L	L	L	L	L	L
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L
N+16	HIGH	HIGH	READ-1	L	Н	L	L	L	L
N+17	HIGH	LOW		L	Н	L	L	Н	L
N+18	HIGH	HIGH	CAS-2	L	Н	L	L	Н	Н
N+19	HIGH	LOW		Н	Н	L	Н	Н	Н
N+20	HIGH	LOW	DES	L	L	L	L	L	L
N+21	HIGH	LOW	DES	L	L	L	L	L	L
N+22	HIGH	LOW	DES	L	L	L	L	L	L
N+23	HIGH	LOW	DES	L	L	L	L	L	L
N+24	HIGH	LOW	DES	L	L	L	L	L	L
N+25	HIGH	LOW	DES	L	L	L	L	L	L
N+26	HIGH	LOW	DES	L	L	L	L	L	L
N+27	HIGH	LOW	DES	L	L	L	L	L	L
N+28	HIGH	LOW	DES	L	L	L	L	L	L
N+29	HIGH	LOW	DES	L	L	L	L	L	L
N+30	HIGH	LOW	DES	L	L	L	L	L	L
N+31	HIGH	LOW	DES	L	L	L	L	L	L

Note: 1. BA[2:0] = 010, C[9:5] = 00000 or 11111, Burst order C[4:2] = 000 or 111.



Table 189: CA Pattern for I<sub>DD4W</sub> for BL = 32

Clock Cycle	CIVE		6	640	604	642	642	604	CAE
Number	CKE	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	WRITE-1	L	L	Н	L	L	L
N+1	HIGH	LOW		L	Н	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	Н	L	L	Н	L
N+3	HIGH	LOW		L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	LOW	DES	L	L	L	L	L	L
N+9	HIGH	LOW	DES	L	L	L	L	L	L
N+10	HIGH	LOW	DES	L	L	L	L	L	L
N+11	HIGH	LOW	DES	L	L	L	L	L	L
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L
N+16	HIGH	HIGH	WRITE-1	L	L	Н	L	L	L
N+17	HIGH	LOW		L	Н	L	L	Н	L
N+18	HIGH	HIGH	CAS-2	L	Н	L	L	Н	Н
N+19	HIGH	LOW		L	L	L	Н	Н	Н
N+20	HIGH	LOW	DES	L	L	L	L	L	L
N+21	HIGH	LOW	DES	L	L	L	L	L	L
N+22	HIGH	LOW	DES	L	L	L	L	L	L
N+23	HIGH	LOW	DES	L	L	L	L	L	L
N+24	HIGH	LOW	DES	L	L	L	L	L	L
N+25	HIGH	LOW	DES	L	L	L	L	L	L
N+26	HIGH	LOW	DES	L	L	L	L	L	L
N+27	HIGH	LOW	DES	L	L	L	L	L	L
N+28	HIGH	LOW	DES	L	L	L	L	L	L
N+29	HIGH	LOW	DES	L	L	L	L	L	L
N+30	HIGH	LOW	DES	L	L	L	L	L	L
N+31	HIGH	LOW	DES	L	L	L	L	L	L

Note: 1. BA[2:0] = 010, C[9:5] = 00000 or 11111.



## Table 190: Data Pattern for $I_{DD4W}$ (DBI Off) for BL = 32

	DBI Off Case   DO[7]   DO[6]   DO[5]   DO[4]   DO[3]   DO[2]   DO[1]   DO[0]   DBI   # of 1s												
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s			
BL0	1	1	1	1	1	1	1	1	0	8			
BL1	1	1	1	1	0	0	0	0	0	4			
BL2	0	0	0	0	0	0	0	0	0	0			
BL3	0	0	0	0	1	1	1	1	0	4			
BL4	0	0	0	0	0	0	1	1	0	2			
BL5	0	0	0	0	1	1	1	1	0	4			
BL6	1	1	1	1	1	1	0	0	0	6			
BL7	1	1	1	1	0	0	0	0	0	4			
BL8	1	1	1	1	1	1	1	1	0	8			
BL9	1	1	1	1	0	0	0	0	0	4			
BL10	0	0	0	0	0	0	0	0	0	0			
BL11	0	0	0	0	1	1	1	1	0	4			
BL12	0	0	0	0	0	0	1	1	0	2			
BL13	0	0	0	0	1	1	1	1	0	4			
BL14	1	1	1	1	1	1	0	0	0	6			
BL15	1	1	1	1	0	0	0	0	0	4			
BL16	1	1	1	1	1	1	0	0	0	6			
BL17	1	1	1	1	0	0	0	0	0	4			
BL18	0	0	0	0	0	0	1	1	0	2			
BL19	0	0	0	0	1	1	1	1	0	4			
BL20	0	0	0	0	0	0	0	0	0	0			
BL21	0	0	0	0	1	1	1	1	0	4			
BL22	1	1	1	1	1	1	1	1	0	8			
BL23	1	1	1	1	0	0	0	0	0	4			
BL24	0	0	0	0	0	0	1	1	0	2			
BL25	0	0	0	0	1	1	1	1	0	4			
BL26	1	1	1	1	1	1	0	0	0	6			
BL27	1	1	1	1	0	0	0	0	0	4			
BL28	1	1	1	1	1	1	1	1	0	8			
BL29	1	1	1	1	0	0	0	0	0	4			
BL30	0	0	0	0	0	0	0	0	0	0			
BL31	0	0	0	0	1	1	1	1	0	4			
BL32	1	1	1	1	1	1	1	1	0	8			
BL33	1	1	1	1	0	0	0	0	0	4			
BL34	0	0	0	0	0	0	0	0	0	0			
BL35	0	0	0	0	1	1	1	1	0	4			
BL36	0	0	0	0	0	0	1	1	0	2			



Table 190: Data Pattern for  $I_{DD4W}$  (DBI Off) for BL = 32 (Continued)

DBI Off Case   DOI71   DOI61   DOI51   DOI41   DOI31   DOI21   DOI11   DOI01   DBI   # of 1s												
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s		
BL37	0	0	0	0	1	1	1	1	0	4		
BL38	1	1	1	1	1	1	0	0	0	6		
BL39	1	1	1	1	0	0	0	0	0	4		
BL40	1	1	1	1	1	1	1	1	0	8		
BL41	1	1	1	1	0	0	0	0	0	4		
BL42	0	0	0	0	0	0	0	0	0	0		
BL43	0	0	0	0	1	1	1	1	0	4		
BL44	0	0	0	0	0	0	1	1	0	2		
BL45	0	0	0	0	1	1	1	1	0	4		
BL46	1	1	1	1	1	1	0	0	0	6		
BL47	1	1	1	1	0	0	0	0	0	4		
BL48	1	1	1	1	1	1	0	0	0	6		
BL49	1	1	1	1	0	0	0	0	0	4		
BL50	0	0	0	0	0	0	1	1	0	2		
BL51	0	0	0	0	1	1	1	1	0	4		
BL52	0	0	0	0	0	0	0	0	0	0		
BL53	0	0	0	0	1	1	1	1	0	4		
BL54	1	1	1	1	1	1	1	1	0	8		
BL55	1	1	1	1	0	0	0	0	0	4		
BL56	0	0	0	0	0	0	1	1	0	2		
BL57	0	0	0	0	1	1	1	1	0	4		
BL58	1	1	1	1	1	1	0	0	0	6		
BL59	1	1	1	1	0	0	0	0	0	4		
BL60	1	1	1	1	1	1	1	1	0	8		
BL61	1	1	1	1	0	0	0	0	0	4		
BL62	0	0	0	0	0	0	0	0	0	0		
BL63	0	0	0	0	1	1	1	1	0	4		
# of 1s	32	32	32	32	32	32	32	32				

Note: 1. Simplified pattern; same data pattern was applied to DQ[4], DQ[5], DQ[6], and DQ[7] to reduce complexity for I<sub>DD4W</sub> pattern programming.

Table 191: Data Pattern for  $I_{DD4R}$  (DBI Off) for BL = 32

				D	BI Off Cas	е							
	DQ[7] DQ[6] DQ[5] DQ[4] DQ[3] DQ[2] DQ[1] DQ[0] DBI # of 1s												
BL0	1	1	1	1	1	1	1	1	0	8			
BL1	BL1 1 1 1 0 0 0 0 4												



Table 191: Data Pattern for  $I_{DD4R}$  (DBI Off) for BL = 32 (Continued)

	DBI Off Case   DQ[7]   DQ[6]   DQ[5]   DQ[4]   DQ[3]   DQ[2]   DQ[1]   DQ[0]   DBI   # of 1s												
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s			
BL2	0	0	0	0	0	0	0	0	0	0			
BL3	0	0	0	0	1	1	1	1	0	4			
BL4	0	0	0	0	0	0	1	1	0	2			
BL5	0	0	0	0	1	1	1	1	0	4			
BL6	1	1	1	1	1	1	0	0	0	6			
BL7	1	1	1	1	0	0	0	0	0	4			
BL8	1	1	1	1	1	1	1	1	0	8			
BL9	1	1	1	1	0	0	0	0	0	4			
BL10	0	0	0	0	0	0	0	0	0	0			
BL11	0	0	0	0	1	1	1	1	0	4			
BL12	0	0	0	0	0	0	1	1	0	2			
BL13	0	0	0	0	1	1	1	1	0	4			
BL14	1	1	1	1	1	1	0	0	0	6			
BL15	1	1	1	1	0	0	0	0	0	4			
BL16	1	1	1	1	1	1	0	0	0	6			
BL17	1	1	1	1	0	0	0	0	0	4			
BL18	0	0	0	0	0	0	1	1	0	2			
BL19	0	0	0	0	1	1	1	1	0	4			
BL20	0	0	0	0	0	0	0	0	0	0			
BL21	0	0	0	0	1	1	1	1	0	4			
BL22	1	1	1	1	1	1	1	1	0	8			
BL23	1	1	1	1	0	0	0	0	0	4			
BL24	0	0	0	0	0	0	1	1	0	2			
BL25	0	0	0	0	1	1	1	1	0	4			
BL26	1	1	1	1	1	1	0	0	0	6			
BL27	1	1	1	1	0	0	0	0	0	4			
BL28	1	1	1	1	1	1	1	1	0	8			
BL29	1	1	1	1	0	0	0	0	0	4			
BL30	0	0	0	0	0	0	0	0	0	0			
BL31	0	0	0	0	1	1	1	1	0	4			
BL32	0	0	0	0	0	0	1	1	0	2			
BL33	0	0	0	0	1	1	1	1	0	4			
BL34	1	1	1	1	1	1	0	0	0	6			
BL35	1	1	1	1	0	0	0	0	0	4			
BL36	1	1	1	1	1	1	1	1	0	8			
BL37	1	1	1	1	0	0	0	0	0	4			
BL38	0	0	0	0	0	0	0	0	0	0			



Table 191: Data Pattern for  $I_{DD4R}$  (DBI Off) for BL = 32 (Continued)

DBI Off Case  D0[7] D0[6] D0[5] D0[4] D0[3] D0[1] D0[1] D0[0] DBI # of 1s												
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s		
BL39	0	0	0	0	1	1	1	1	0	4		
BL40	0	0	0	0	0	0	1	1	0	2		
BL41	0	0	0	0	1	1	1	1	0	4		
BL42	1	1	1	1	1	1	0	0	0	6		
BL43	1	1	1	1	0	0	0	0	0	4		
BL44	1	1	1	1	1	1	1	1	0	8		
BL45	1	1	1	1	0	0	0	0	0	4		
BL46	0	0	0	0	0	0	0	0	0	0		
BL47	0	0	0	0	1	1	1	1	0	4		
BL48	1	1	1	1	1	1	1	1	0	8		
BL49	1	1	1	1	0	0	0	0	0	4		
BL50	0	0	0	0	0	0	0	0	0	0		
BL51	0	0	0	0	1	1	1	1	0	4		
BL52	1	1	1	1	1	1	0	0	0	6		
BL53	1	1	1	1	0	0	0	0	0	4		
BL54	0	0	0	0	0	0	1	1	0	2		
BL55	0	0	0	0	1	1	1	1	0	4		
BL56	0	0	0	0	0	0	0	0	0	0		
BL57	0	0	0	0	1	1	1	1	0	4		
BL58	1	1	1	1	1	1	1	1	0	8		
BL59	1	1	1	1	0	0	0	0	0	4		
BL60	0	0	0	0	0	0	1	1	0	2		
BL61	0	0	0	0	1	1	1	1	0	4		
BL62	1	1	1	1	1	1	0	0	0	6		
BL63	1	1	1	1	0	0	0	0	0	4		
# of 1s	32	32	32	32	32	32	32	32				

Note: 1. Simplified pattern; same data pattern was applied to DQ[4], DQ[5], DQ[6], and DQ[7] to reduce complexity for I<sub>DD4R</sub> pattern programming.

Table 192: Data Pattern for  $I_{DD4W}$  (DBI On) for BL = 32

					BI On Cas	е							
	DQ[7] DQ[6] DQ[5] DQ[4] DQ[3] DQ[2] DQ[1] DQ[0] DBI # of 1s												
BL0	0	0	0	0	0	0	0	0	1	1			
BL1	1	1	1	1	0	0	0	0	0	4			
BL2	0	0	0	0	0	0	0	0	0	0			
BL3	0	0	0	0	1	1	1	1	0	4			



## Table 192: Data Pattern for $I_{DD4W}$ (DBI On) for BL = 32 (Continued)

	DBI On Case   DO[7]   DO[6]   DO[5]   DO[4]   DO[3]   DO[2]   DO[1]   DO[0]   DBI   # of 1s												
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s			
BL4	0	0	0	0	0	0	1	1	0	2			
BL5	0	0	0	0	1	1	1	1	0	4			
BL6	0	0	0	0	0	0	1	1	1	3			
BL7	1	1	1	1	0	0	0	0	0	4			
BL8	0	0	0	0	0	0	0	0	1	1			
BL9	1	1	1	1	0	0	0	0	0	4			
BL10	0	0	0	0	0	0	0	0	0	0			
BL11	0	0	0	0	1	1	1	1	0	4			
BL12	0	0	0	0	0	0	1	1	0	2			
BL13	0	0	0	0	1	1	1	1	0	4			
BL14	0	0	0	0	0	0	1	1	1	3			
BL15	1	1	1	1	0	0	0	0	0	4			
BL16	0	0	0	0	0	0	1	1	1	3			
BL17	1	1	1	1	0	0	0	0	0	4			
BL18	0	0	0	0	0	0	1	1	0	2			
BL19	0	0	0	0	1	1	1	1	0	4			
BL20	0	0	0	0	0	0	0	0	0	0			
BL21	0	0	0	0	1	1	1	1	0	4			
BL22	0	0	0	0	0	0	0	0	1	1			
BL23	1	1	1	1	0	0	0	0	0	4			
BL24	0	0	0	0	0	0	1	1	0	2			
BL25	0	0	0	0	1	1	1	1	0	4			
BL26	0	0	0	0	0	0	1	1	1	3			
BL27	1	1	1	1	0	0	0	0	0	4			
BL28	0	0	0	0	0	0	0	0	1	1			
BL29	1	1	1	1	0	0	0	0	0	4			
BL30	0	0	0	0	0	0	0	0	0	0			
BL31	0	0	0	0	1	1	1	1	0	4			
BL32	0	0	0	0	0	0	0	0	1	1			
BL33	1	1	1	1	0	0	0	0	0	4			
BL34	0	0	0	0	0	0	0	0	0	0			
BL35	0	0	0	0	1	1	1	1	0	4			
BL36	0	0	0	0	0	0	1	1	0	2			
BL37	0	0	0	0	1	1	1	1	0	4			
BL38	0	0	0	0	0	0	1	1	1	3			
BL39	1	1	1	1	0	0	0	0	0	4			
BL40	0	0	0	0	0	0	0	0	1	1			



Table 192: Data Pattern for  $I_{DD4W}$  (DBI On) for BL = 32 (Continued)

	DBI On Case    DOI31   DOI61   DOI61   DOI61   DOI61   DOI61   DBI   # of 1c												
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s			
BL41	1	1	1	1	0	0	0	0	0	4			
BL42	0	0	0	0	0	0	0	0	0	0			
BL43	0	0	0	0	1	1	1	1	0	4			
BL44	0	0	0	0	0	0	1	1	0	2			
BL45	0	0	0	0	1	1	1	1	0	4			
BL46	0	0	0	0	0	0	1	1	1	3			
BL47	1	1	1	1	0	0	0	0	0	4			
BL48	0	0	0	0	0	0	1	1	1	3			
BL49	1	1	1	1	0	0	0	0	0	4			
BL50	0	0	0	0	0	0	1	1	0	2			
BL51	0	0	0	0	1	1	1	1	0	4			
BL52	0	0	0	0	0	0	0	0	0	0			
BL53	0	0	0	0	1	1	1	1	0	4			
BL54	0	0	0	0	0	0	0	0	1	1			
BL55	1	1	1	1	0	0	0	0	0	4			
BL56	0	0	0	0	0	0	1	1	0	2			
BL57	0	0	0	0	1	1	1	1	0	4			
BL58	0	0	0	0	0	0	1	1	1	3			
BL59	1	1	1	1	0	0	0	0	0	4			
BL60	0	0	0	0	0	0	0	0	1	1			
BL61	1	1	1	1	0	0	0	0	0	4			
BL62	0	0	0	0	0	0	0	0	0	0			
BL63	0	0	0	0	1	1	1	1	0	4			
# of 1s	16	16	16	16	16	16	32	32	16				

Note: 1. DBI enabled burst: BL0, BL6, BL8, BL14, BL16, BL22, BL26, BL28, BL32, BL38, BL40, BL46, BL48, BL54, BL58, and BL60.

Table 193: Data Pattern for  $I_{DD4R}$  (DBI On) for BL = 32

DBI On Case										
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4



# Table 193: Data Pattern for $I_{DD4R}$ (DBI On) for BL = 32 (Continued)

	DBI On Case												
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s			
BL6	0	0	0	0	0	0	1	1	1	3			
BL7	1	1	1	1	0	0	0	0	0	4			
BL8	0	0	0	0	0	0	0	0	1	1			
BL9	1	1	1	1	0	0	0	0	0	4			
BL10	0	0	0	0	0	0	0	0	0	0			
BL11	0	0	0	0	1	1	1	1	0	4			
BL12	0	0	0	0	0	0	1	1	0	2			
BL13	0	0	0	0	1	1	1	1	0	4			
BL14	0	0	0	0	0	0	1	1	1	3			
BL15	1	1	1	1	0	0	0	0	0	4			
BL16	0	0	0	0	0	0	1	1	1	3			
BL17	1	1	1	1	0	0	0	0	0	4			
BL18	0	0	0	0	0	0	1	1	0	2			
BL19	0	0	0	0	1	1	1	1	0	4			
BL20	0	0	0	0	0	0	0	0	0	0			
BL21	0	0	0	0	1	1	1	1	0	4			
BL22	0	0	0	0	0	0	0	0	1	1			
BL23	1	1	1	1	0	0	0	0	0	4			
BL24	0	0	0	0	0	0	1	1	0	2			
BL25	0	0	0	0	1	1	1	1	0	4			
BL26	0	0	0	0	0	0	1	1	1	3			
BL27	1	1	1	1	0	0	0	0	0	4			
BL28	0	0	0	0	0	0	0	0	1	1			
BL29	1	1	1	1	0	0	0	0	0	4			
BL30	0	0	0	0	0	0	0	0	0	0			
BL31	0	0	0	0	1	1	1	1	0	4			
BL32	0	0	0	0	0	0	1	1	0	2			
BL33	0	0	0	0	1	1	1	1	0	4			
BL34	0	0	0	0	0	0	1	1	1	3			
BL35	1	1	1	1	0	0	0	0	0	4			
BL36	0	0	0	0	0	0	0	0	1	1			
BL37	1	1	1	1	0	0	0	0	0	4			
BL38	0	0	0	0	0	0	0	0	0	0			
BL39	0	0	0	0	1	1	1	1	0	4			
BL40	0	0	0	0	0	0	1	1	0	2			
BL41	0	0	0	0	1	1	1	1	0	4			
BL42	0	0	0	0	0	0	1	1	1	3			



Table 193: Data Pattern for  $I_{DD4R}$  (DBI On) for BL = 32 (Continued)

	DBI On Case													
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s				
BL43	1	1	1	1	0	0	0	0	0	4				
BL44	0	0	0	0	0	0	0	0	1	1				
BL45	1	1	1	1	0	0	0	0	0	4				
BL46	0	0	0	0	0	0	0	0	0	0				
BL47	0	0	0	0	1	1	1	1	0	4				
BL48	0	0	0	0	0	0	0	0	1	1				
BL49	1	1	1	1	0	0	0	0	0	4				
BL50	0	0	0	0	0	0	0	0	0	0				
BL51	0	0	0	0	1	1	1	1	0	4				
BL52	0	0	0	0	0	0	1	1	1	3				
BL53	1	1	1	1	0	0	0	0	0	4				
BL54	0	0	0	0	0	0	1	1	0	2				
BL55	0	0	0	0	1	1	1	1	0	4				
BL56	0	0	0	0	0	0	0	0	0	0				
BL57	0	0	0	0	1	1	1	1	0	4				
BL58	0	0	0	0	0	0	0	0	1	1				
BL59	1	1	1	1	0	0	0	0	0	4				
BL60	0	0	0	0	0	0	1	1	0	2				
BL61	0	0	0	0	1	1	1	1	0	4				
BL62	0	0	0	0	0	0	1	1	1	3				
BL63	1	1	1	1	0	0	0	0	0	4				
# of 1s	16	16	16	16	16	16	32	32	16					

Note: 1. DBI enabled burst: BL0, BL6, BL8, BL14, BL16, BL22, BL26, BL28, BL34, BL36, BL42, BL44, BL48, BL52, BL58, and BL62.



### **IDD** Specifications

 $I_{\rm DD}$  values are for the entire operating voltage range, and all of them are for the entire standard temperature range.

### **Table 194: IDD Specification Parameters and Operating Conditions**

LPDDR4:  $V_{DD2}$ ,  $V_{DDQ} = 1.06-1.17V$ ;  $V_{DD1} = 1.70-1.95V$ 

<u>LPDDR4X</u>:  $V_{DD2}$ = 1.06–1.17V;  $V_{DDQ}$  = 0.57–0.65V;  $V_{DD1}$  = 1.70–1.95V

Parameter/Condition	Symbol	Power Supply	Notes
Operating one bank active-precharge current: <sup>t</sup> CK = <sup>t</sup> CK	I <sub>DD01</sub>	V <sub>DD1</sub>	
(MIN); ${}^{t}RC = {}^{t}RC$ (MIN); CKE is HIGH; CS is LOW between valid com-	I <sub>DD02</sub>	V <sub>DD2</sub>	
mands; CA bus inputs are switching; Data bus inputs are stable; ODT is disabled	I <sub>DD0Q</sub>	V <sub>DDQ</sub>	2
<b>Idle power-down standby current:</b> <sup>t</sup> CK = <sup>t</sup> CK (MIN); CKE is	I <sub>DD2P1</sub>	V <sub>DD1</sub>	
LOW; CS is LOW; All banks are idle; CA bus inputs are switching;	I <sub>DD2P2</sub>	V <sub>DD2</sub>	
Data bus inputs are stable; ODT is disabled	I <sub>DD2PQ</sub>	$V_{\mathrm{DDQ}}$	2
Idle power-down standby current with clock stop: CK_t =	I <sub>DD2PS1</sub>	V <sub>DD1</sub>	
LOW, CK_c = HIGH; CKE is LOW; CS is LOW; All banks are idle; CA	I <sub>DD2PS2</sub>	V <sub>DD2</sub>	
bus inputs are stable; Data bus inputs are stable; ODT is disabled	I <sub>DD2PSQ</sub>	$V_{\mathrm{DDQ}}$	2
Idle non-power-down standby current: tCK = tCK (MIN); CKE is	I <sub>DD2N1</sub>	V <sub>DD1</sub>	
HIGH; CS is LOW; All banks are idle; CA bus inputs are switching;	I <sub>DD2N2</sub>	V <sub>DD2</sub>	
Data bus inputs are stable; ODT is disabled	I <sub>DD2NQ</sub>	$V_{\mathrm{DDQ}}$	2
Idle non-power-down standby current with clock stopped:	I <sub>DD2NS1</sub>	V <sub>DD1</sub>	
CK_t = LOW; CK_c = HIGH; CKE is HIGH; CS is LOW; All banks are	I <sub>DD2NS2</sub>	V <sub>DD2</sub>	
idle; CA bus inputs are stable; Data bus inputs are stable; ODT is disabled	I <sub>DD2NSQ</sub>	V <sub>DDQ</sub>	2
<b>Active power-down standby current:</b> <sup>t</sup> CK = <sup>t</sup> CK (MIN); CKE is	I <sub>DD3P1</sub>	V <sub>DD1</sub>	
LOW; CS is LOW; One bank is active; CA bus inputs are switching;	I <sub>DD3P2</sub>	V <sub>DD2</sub>	
Data bus inputs are stable; ODT is disabled	I <sub>DD3PQ</sub>	$V_{\mathrm{DDQ}}$	2
Active power-down standby current with clock stop: CK_t =	I <sub>DD3PS1</sub>	V <sub>DD1</sub>	
LOW, CK_c = HIGH; CKE is LOW; CS is LOW; One bank is active; CA	I <sub>DD3PS2</sub>	V <sub>DD2</sub>	
bus inputs are stable; Data bus inputs are stable; ODT is disabled	I <sub>DD3PSQ</sub>	$V_{\rm DDQ}$	3
Active non-power-down standby current: <sup>t</sup> CK = <sup>t</sup> CK (MIN);	I <sub>DD3N1</sub>	V <sub>DD1</sub>	
CKE is HIGH; CS is LOW; One bank is active; CA bus inputs are	I <sub>DD3N2</sub>	V <sub>DD2</sub>	
switching; Data bus inputs are stable; ODT is disabled	I <sub>DD3NQ</sub>	$V_{\mathrm{DDQ}}$	3
Active non-power-down standby current with clock stop-	I <sub>DD3NS1</sub>	V <sub>DD1</sub>	
<b>ped:</b> CK_t = LOW, CK_c = HIGH; CKE is HIGH; CS is LOW; One bank	I <sub>DD3NS2</sub>	V <sub>DD2</sub>	
is active; CA bus inputs are stable; Data bus inputs are stable; ODT is disabled	I <sub>DD3NSQ</sub>	V <sub>DDQ</sub>	3
<b>Operating burst READ current:</b> <sup>†</sup> CK = <sup>†</sup> CK (MIN); CS is LOW be-	I <sub>DD4R1</sub>	V <sub>DD1</sub>	
tween valid commands; One bank is active; BL = 16 or 32; RL = RL	I <sub>DD4R2</sub>	V <sub>DD2</sub>	
(MIN); CA bus inputs are switching; 50% data change each burst transfer; ODT is disabled	I <sub>DD4RQ</sub>	V <sub>DDQ</sub>	4



### Table 194: IDD Specification Parameters and Operating Conditions (Continued)

LPDDR4:  $V_{DD2}$ ,  $V_{DDO} = 1.06-1.17V$ ;  $V_{DD1} = 1.70-1.95V$ 

LPDDR4X:  $V_{DD2}$ = 1.06–1.17V;  $V_{DDO}$  = 0.57–0.65V;  $V_{DD1}$  = 1.70–1.95V

Parameter/Condition	Symbol	Power Supply	Notes
<b>Operating burst WRITE current:</b> <sup>t</sup> CK = <sup>t</sup> CK (MIN); CS is LOW be-	I <sub>DD4W1</sub>	V <sub>DD1</sub>	
tween valid commands; One bank is active; BL = 16 or 32; WL =	I <sub>DD4W2</sub>	V <sub>DD2</sub>	
WL (MIN); CA bus inputs are switching; 50% data change each burst transfer; ODT is disabled	I <sub>DD4WQ</sub>	V <sub>DDQ</sub>	3
All-bank REFRESH burst current: <sup>t</sup> CK = <sup>t</sup> CK (MIN); CKE is HIGH	I <sub>DD51</sub>	V <sub>DD1</sub>	
between valid commands; <sup>t</sup> RC = <sup>t</sup> RFCab (MIN); Burst refresh; CA	I <sub>DD52</sub>	V <sub>DD2</sub>	
bus inputs are switching; Data bus inputs are stable; ODT is disabled	I <sub>DD5Q</sub>	V <sub>DDQ</sub>	3
All-bank REFRESH average current: <sup>t</sup> CK = <sup>t</sup> CK (MIN); CKE is	I <sub>DD5AB1</sub>	V <sub>DD1</sub>	
HIGH between valid commands; <sup>t</sup> RC = <sup>t</sup> REFI; CA bus inputs are	I <sub>DD5AB2</sub>	V <sub>DD2</sub>	
switching; Data bus inputs are stable; ODT is disabled	I <sub>DD5ABQ</sub>	V <sub>DDQ</sub>	3
Per-bank REFRESH average current: <sup>t</sup> CK = <sup>t</sup> CK (MIN); CKE is	I <sub>DD5PB1</sub>	V <sub>DD1</sub>	
HIGH between valid commands; <sup>t</sup> RC = <sup>t</sup> REFI/8; CA bus inputs are	I <sub>DD5PB2</sub>	V <sub>DD2</sub>	
switching; Data bus inputs are stable; ODT is disabled	I <sub>DD5PBQ</sub>	$V_{DDQ}$	3
<b>Power-down self refresh current:</b> CK_t = LOW, CK_c = HIGH;	I <sub>DD61</sub>	V <sub>DD1</sub>	5, 6
CKE is LOW; CA bus inputs are stable; Data bus inputs are stable;	I <sub>DD62</sub>	V <sub>DD2</sub>	5, 6
Maximum 1x self refresh rate; ODT is disabled	I <sub>DD6Q</sub>	V <sub>DDQ</sub>	3, 5, 6

- Notes: 1. ODT disabled: MR11[2:0] = 000b.
  - 2. I<sub>DD</sub> current specifications are tested after the device is properly initialized.
  - 3. Measured currents are the summation of  $V_{DDQ}$  and  $V_{DD2}$ .
  - 4. Guaranteed by design with output load = 5pF and  $R_{ON} = 40$  ohm.
  - 5. The 1x self refresh rate is the rate at which the device is refreshed internally during self refresh before going into the elevated temperature range.
  - 6. This is the general definition that applies to full-array self refresh.
  - 7. For all  $I_{DD}$  measurements,  $V_{IHCKE} = 0.8 \times V_{DD2}$ ;  $V_{ILCKE} = 0.2 \times V_{DD2}$ .



## **AC Timing**

### **Table 195: Clock Timing**

		Min/		Data	Rate		
Parameter	Symbol	Max	1600	3200	3733	4267	Unit
Average clock period	tCK(AVG)	Min	1250	625	535	468	ps
		Max	100	100	100	100	ns
Average HICH pulse width	<sup>t</sup> CH(AVG)	Min		0.	46		tCK(AVG)
Average HIGH pulse width	Cn(Avd)	Max		0.	54		CK(AVG)
Average LOW pulse width	<sup>t</sup> CL(AVG)	Min		0.	46		<sup>t</sup> CK(AVG)
Average LOW pulse width	CL(AVG)	Max		0.	54		CK(AVG)
Absolute clock period	tCK(ABS)	Min	<sup>t</sup> CK	min	ps		
Absolute sleek IIICII mulse width	<sup>t</sup> CH(ABS)	Min 0.43			tCK(AVG)		
Absolute clock HIGH pulse width	Сп(АБЗ)	Max		0.	57		CK(AVG)
Absolute sleek LOW pulse width	tCL(ABS)	Min		0.	43		tCK(AVC)
Absolute clock LOW pulse width	<sup>t</sup> CL(ABS)	Max		0.	57		<sup>t</sup> CK(AVG)
Clash pariod iittar	tJIT(per)al-	Min	-70	-40	-34	-30	
Clock period jitter	lowed	Max	70	40	34	30	ps
Maximum clock jitter between two consecutive clock cycles (includes clock period jitter)	<sup>t</sup> JIT(cc)allowed	Max	140	80	68	60	ps

### **Table 196: Read Output Timing**

		Min/										
Parameter	Symbol	Max	533	1066	1600	2133	2667	3200	3733	4267	Unit	Notes
DQS output access time	<sup>t</sup> DQSCK	Min				15	00				ps	1
from CK_t/CK_c	DQJCK	Max				35	00				ρs	'
DQS output access time from CK_t/CK_c - voltage variation	<sup>t</sup> DQSCK_ VOLT	Max			ps/mV	2						
DQS output access time from CK_t/CK_c - temperature variation	<sup>t</sup> DQSCK_ TEMP	Max			ps/°C	3						
CK to DQS rank to rank variation	<sup>t</sup> DQSCK_r ank2rank	Max				1.	.0				ns	4, 5
DQS_t, DQS_c to DQ skew total, per group, per access (DBI Disabled)	<sup>t</sup> DQSQ	Max			UI	6						
DQ output hold time to- tal from DQS_t, DQS_c (DBI Disabled)	<sup>t</sup> QH	Min	MIN( <sup>t</sup> QSH, <sup>t</sup> QSL)								ps	6



#### **Table 196: Read Output Timing (Continued)**

		Min/	n/ Data Rate									
Parameter	Symbol	Max	533	1066	1600	2133	2667	3200	3733	4267	Unit	Notes
Data output valid window time total, per pin (DBI-Disabled)	<sup>t</sup> QW_to- tal	Min		0.75		0.	73		0.70		UI	6, 11
DQS_t, DQS_c to DQ skew total, per group, per ac- cess (DBI-Enabled)	<sup>t</sup> DQSQ_D BI	Max				0.	18				UI	6
DQ output hold time to- tal from DQS_t, DQS_c (DBI-Enabled)	<sup>t</sup> QH_DBI	Min			MIN(	QSH_D	BI, <sup>t</sup> QSL	_DBI)			ps	6
Data output valid window time total, per pin (DBI-Enabled)	<sup>t</sup> QW_to- tal_DBI	Min	0.75 0.73 0.70						UI	6, 11		
DQS_t, DQS_c differential output LOW time (DBI-Disabled)	<sup>t</sup> QSL	Min	<sup>t</sup> CL(ABS) - 0.05							<sup>t</sup> CK(AVG)	9, 11	
DQS_t, DQS_c differential output HIGH time (DBI-Disabled)	<sup>t</sup> QSH	Min				<sup>t</sup> CH(AB:	S) - 0.05	i			<sup>t</sup> CK(AVG)	10, 11
DQS_t, DQS_c differential output LOW time (DBI-Enabled)	<sup>t</sup> QSL-DBI	Min			1	CL(ABS	) - 0.045	5			<sup>t</sup> CK(AVG)	9, 11
DQS_t, DQS_c differential output HIGH time (DBI-Enabled)	<sup>t</sup> QSH-DBI	Min			t	CH(ABS	) - 0.04	5			<sup>t</sup> CK(AVG)	10, 11
Read preamble	tRPRE	Min				1	.8				<sup>t</sup> CK(AVG)	
Read postamble	<sup>t</sup> RPST	Min	0.4 (or 1.4 if extra postamble is programmed in MR)		MR)	<sup>t</sup> CK(AVG)						
DQS Low-Z from clock	tLZ(DQS)	Min	$(RL \times {}^{t}CK) + {}^{t}DQSCK(MIN) - ({}^{t}RPRE(MAX) \times {}^{t}CK) - 200ps$							200ps	ps	
DQ Low-Z from clock	tLZ(DQ)	Min		(R	L × <sup>t</sup> CK	) + <sup>t</sup> DQ	SCK(MII	N) - 200	ps		ps	
DQS High-Z from clock	tHZ(DQS)	Max	(RL × <sup>t</sup>	CK) + <sup>t</sup> l	DQSCK(		(BL/2 × 100ps	<sup>t</sup> CK) + (	<sup>t</sup> RPST(N	1AX) ×	ps	
DQ High-Z from clock	<sup>t</sup> HZ(DQ)	Max	$(RL \times {}^{t}CK) + {}^{t}DQSCK(MAX) + {}^{t}DQSQ(MAX) + (BL/2 \times {}^{t}CK)$ - 100ps						ps			

- Notes: 1. This parameter includes DRAM process, voltage, and temperature variation. It also includes the AC noise impact for frequencies >20 MHz and a max voltage of 45mV peakto-peak from DC-20 MHz at a fixed temperature on the package. The voltage supply noise must comply with the component MIN/MAX DC operating conditions.
  - 2. <sup>t</sup>DQSCK\_volt max delay variation as a function of DC voltage variation for V<sub>DDO</sub> and  $V_{DD2}$ . The voltage supply noise must comply with the component MIN/MAX DC operating conditions. The voltage variation is defined as the MAX[ABS(tDQSCK(MIN)@V1 -<sup>t</sup>DQSCK(MAX)@V2), ABS(<sup>t</sup>DQSCK(MAX)@V1 - <sup>t</sup>DQSCK(MIN)@V2)]/ABS(V1 - V2).
  - 3. <sup>t</sup>DQSCK\_temp MAX delay variation as a function of temperature.
  - 4. The same voltage and temperature are applied to <sup>t</sup>DQSCK\_rank2rank.



- tDQSCK\_rank2rank parameter is applied to multi-ranks per byte lane within a package consisting of the same design die.
- 6. DQ-to-DQS differential jitter where the total includes the sum of deterministic and random timing terms for a specified BER.
- 7. The deterministic component of the total timing.
- 8. This parameter will be characterized and guaranteed by design.
- 9. <sup>t</sup>QSL describes the instantaneous differential output low pulse width on DQS\_t DQS\_c, as measured from one falling edge to the next consecutive rising edge.
- 10. <sup>t</sup>QSH describes the instantaneous differential output high pulse width on DQS\_t DQS\_c, as measured from one falling edge to the next consecutive rising edge.
- 11. This parameter is a function of input clock jitter. These values assume MIN <sup>†</sup>CH(ABS) and <sup>†</sup>CL(ABS). When the input clock jitter MIN <sup>†</sup>CH(ABS) and <sup>†</sup>CL(ABS) is 0.44 or greater than <sup>†</sup>CK(AVG), the minimum value of <sup>†</sup>QSL will be <sup>†</sup>CL(ABS) 0.04 and <sup>†</sup>QSH will be <sup>†</sup>CH(ABS) 0.04.

#### **Table 197: Write Timing**

Note  $UI = {}^{t}CK(AVG)(MIN)/2$ 

		Min/	Data Rate												
Parameter	Symbol	Max	533	1066	1600	2133	2667	3200	3733	4267	Unit	Notes			
Rx timing window total at V <sub>dIVW</sub> voltage levels	TdIVW_t otal	Max	0.22 0.25					UI	1, 2, 3						
DQ and DMI input pulse width (at V <sub>CENT_DQ</sub> )	TdIPW	Min				0.4	45				UI	7			
DQ-to-DQS offset	<sup>t</sup> DQS2DQ	Min				20	00				ps	6			
2 4 6 2 4 5 6 6 6 6	2 4022 4	Max	ax 800 '					800							
DQ-to-DQ offset	<sup>t</sup> DQDQ	Max	30								ps	7			
DQ-to-DQS offset temper- ature variation	<sup>t</sup> DQS2DQ _temp	Max				0	.6				ps/°C	8			
DQ-to-DQS offset voltage variation	<sup>t</sup> DQS2DQ _volt	Max	33								ps/50mV	9			
DQ-to-DQS offset rank to rank variation	<sup>t</sup> DQS2DQ _rank2ra nk	Max				20	00				ps	10, 11			
WRITE command to first	<sup>t</sup> DQSS	Min				0.	75				<sup>t</sup> CK(AVG)				
DQS transition	DQ33	Max				1	25				CK(AVG)				
DQS input HIGH-level width	<sup>t</sup> DQSH	Min				0	.4				<sup>t</sup> CK(AVG)				
DQS input LOW-level width	<sup>t</sup> DQSL	Min				0	.4				<sup>t</sup> CK(AVG)				
DQS falling edge to CK setup time	<sup>t</sup> DSS	Min	0.2								<sup>t</sup> CK(AVG)				
DQS falling edge from CK hold time	<sup>t</sup> DSH	Min				0	.2				<sup>t</sup> CK(AVG)				
Write postamble	tWPST	Min	0.4 (or 1.4 if extra postamble is programmed in MR)							MR)	tCK(AVG)				



#### **Table 197: Write Timing (Continued)**

Note  $UI = {}^{t}CK(AVG)(MIN)/2$ 

		Min/										
Parameter	Symbol	Max	533	1066	4267	Unit	Notes					
Write preamble	tWPRE	Min		1.8								

- Notes: 1. Data Rx mask voltage and timing parameters are applied per pin and include the DRAM DQ-to-DQS voltage AC noise impact for frequencies >20 MHz with a maximum voltage of 45mV peak-to-peak at a fixed temperature on the package. The voltage supply noise must comply to the component MIN/MAX DC operating conditions.
  - 2. Rx differential DQ-to-DQS jitter total timing window at the V<sub>dIVW</sub> voltage levels.
  - 3. Defined over the DQ internal V<sub>RFF</sub> range. The Rx mask at the pin must be within the internal V<sub>REF(DQ)</sub> range irrespective of the input signal common mode.
  - 4. Rx mask defined for one pin toggling with other DQ signals in a steady state.
  - 5. DQ-only minimum input pulse width defined at the V<sub>CENT DO(pin mid)</sub>.
  - 6. DQ-to-DQS offset is within byte from DRAM pin to DRAM internal latch. Includes all DRAM process, voltage, and temperature variations.
  - 7. DQ-to-DQ offset defined within byte from DRAM pin to DRAM internal latch for a given component.
  - 8. <sup>t</sup>DQS2DQ(MAX) delay variation as a function of temperature.
  - 9.  $^{t}$ DQS2DQ(MAX) delay variation as a function of the DC voltage variation for  $V_{DDO}$  and V<sub>DD2</sub>. It includes the V<sub>DDO</sub> and V<sub>DD2</sub> AC noise impact for frequencies >20 MHz and MAX voltage of 45mV peak-to-peak from DC-20 MHz at a fixed temperature on the package.
  - 10. The same voltage and temperature are applied to <sup>t</sup>DQS2DQ\_rank2rank.
  - 11. <sup>t</sup>DQS2DQ\_rank2rank parameter is applied to multi-ranks per byte lane within a package consisting of the same design die.

#### **Table 198: CKE Input Timing**

		Min/		Data	Rate			
Parameter	Symbol	Мах	1600	3200	3733	4267	Unit	Notes
CKE minimum pulse width (HIGH and LOW pulse width)	<sup>t</sup> CKE	Min		MAX(7.5	ns, 4 <i>n</i> CK)		ns	1
Delay from valid command to CKE input LOW	<sup>t</sup> CMDCKE	Min		MAX(1.75	ins, 3 <i>n</i> CK)	1	ns	1
Valid clock requirement after CKE input LOW	<sup>t</sup> CKELCK	Min	MAX(5ns, 5nCK) ns				ns	1
Valid CS requirement before CKE input LOW	<sup>t</sup> CSCKE	Min		1.3	75		ns	
Valid CS requirement after CKE input LOW	<sup>t</sup> CKELCS	Min		MAX(5n	s, 5nCK)		ns	1
Valid Clock requirement before CKE Input HIGH	<sup>t</sup> CKCKEH	Min		MAX(1.75	ins, 3 <i>n</i> CK)		ns	1
Exit power-down to next valid command delay	<sup>t</sup> XP	Min	MAX(7.5ns, 5 <i>n</i> CK)				ns	1
Valid CS requirement before CKE input HIGH	<sup>t</sup> CSCKEH	Min	1.75				ns	




#### **Table 198: CKE Input Timing (Continued)**

		Min/		Data	Rate			
Parameter	Symbol	Max	1600	3200	3733	4267	Unit	Notes
Valid CS requirement after CKE input HIGH	<sup>t</sup> CKEHCS	Min		MAX(7.5	ns	1		
Valid clock and CS requirement after CKE input LOW after MRW command	<sup>t</sup> MRWCKEL	Min		MAX(14n	s, 10 <i>n</i> CK)	ns	1	
Valid clock and CS requirement after CKE input LOW after ZQCAL START command	<sup>t</sup> ZQCKE	Min		MAX(1.75	5ns, 3 <i>n</i> CK)		ns	1

Note: 1. Delay time has to satisfy both analog time(ns) and clock count (nCK). For example, 

<sup>t</sup>CMDCKE will not expire until CK has toggled through at least 3 full cycles (3<sup>t</sup>CK) and 
3.75ns has transpired. The case that 3nCK is applied to is shown below.

Figure 161: tCMDCKE Timing



**Table 199: Command Address Input Timing** 

		Min/	Data Rate									
Parameter	Symbol	Max	533	1066	1600	2133	2667	3200	3733	4267	Unit	Notes
Command/address valid window (referenced from CA V <sub>IL</sub> /V <sub>IH</sub> to CK V <sub>IX</sub> )	<sup>t</sup> cIVW	Min				0	.3				<sup>t</sup> CK(AVG)	1, 2, 3
Address and control input pulse width (referenced to V <sub>REF</sub> )	<sup>t</sup> cIPW	Min	0.55	0.55	0.55	0.6	0.6	0.6	0.6	0.6	<sup>t</sup> CK(AVG)	4

Notes: 1. CA Rx mask timing parameters at the pin including voltage and temperature drift.

2. Rx differential CA to CK jitter total timing window at the VcIVW voltage levels.



- 3. Defined over the CA internal  $V_{REF}$  range. The Rx mask at the pin must be within the internal  $V_{REF(CA)}$  range irrespective of the input signal common mode.
- 4. CA only minimum input pulse width defined at the  $V_{CENT\_CA}$  (pin mid).

### Table 200: Boot Timing Parameters (10-55 MHz)

Parameter	Symbol	Min/ Max	Value	Unit
Clock cycle time	<sup>t</sup> CKb	Min	18	ns
Clock cycle time	CKD	Max	100	ns
DQS output data acess time	<sup>t</sup> DQSCKb	Min	1.0	m.c
from CK	DUSCKO	Max	10.0	ns
DQS edge to output data edge	<sup>t</sup> DQSQb	Max	1.2	ns

### **Table 201: Mode Register Timing Parameters**

		Min/		Data	Rate				
Parameter	Symbol	Max	1600 3200		3733	4267	Unit		
MODE REGISTER WRITE (MRW) command period	<sup>t</sup> MRW	Min		ns					
MODE REGISTER SET command delay	<sup>t</sup> MRD	Min		MAX(14ns, 10 <i>n</i> CK)					
MODE REGISTER READ (MRR) command period	<sup>t</sup> MRR	Min		8					
Additional time after <sup>t</sup> XP has expired until the MRR command may be issued	<sup>t</sup> MRRI	Min		ns					
Delay from MRW command to DQS driven out	<sup>t</sup> SDO	Max		ns					

#### **Table 202: Core Timing Parameters**

Refresh rate is determined by the value in MR4 OP[2:0]

		Min/				Data	Rate					
Parameter	Symbol	Мах	533	1066	1600	2133	2667	3200	3733	4267	Unit	Notes
READ latency (DBI disabled)	RL-A	Min	6	10	14	20	24	28	32	36	<sup>t</sup> CK(AVG)	
READ latency (DBI enabled)	RL-B	Min	6	12	16	22	28	32	36	40	tCK(AVG)	
WRITE latency (Set A)	WL-A	Min	4	6	8	10	12	14	16	18	tCK(AVG)	
WRITE latency (Set B)	WL-B	Min	4	8	12	18	22	26	30	34	<sup>t</sup> CK(AVG)	



#### **Table 202: Core Timing Parameters (Continued)**

Refresh rate is determined by the value in MR4 OP[2:0]


		Min/				Data	Rate					
Parameter	Symbol	Max	533	1066	1600	2133	2667	3200	3733	4267	Unit	Notes
ACTIVATE-to-ACTIVATE command period (same bank)	<sup>t</sup> RC	Min				<sup>t</sup> RAS + all-ban <sup>t</sup> RAS + per-bar	<sup>t</sup> RPpb				ns	
Minimum self refresh time (entry to exit)	<sup>t</sup> SR	Min			M	1AX(15r	ns, 3 <i>n</i> Cl	<b>K</b> )			ns	
Self refresh exit to next valid command delay	<sup>t</sup> XSR	Min			MAX(t	RFCab -	+ 7.5ns,	2nCK)			ns	
CAS-to-CAS delay	<sup>t</sup> CCD	Min				8	3				tCK(AVG)	
CAS-to-CAS delay masked write	tCCDMW	Min		32							<sup>t</sup> CK(AVG)	
Internal READ-to-PRE- CHARGE command delay	<sup>t</sup> RTP	Min		MAX(7.5ns, 8 <i>n</i> CK)							ns	
RAS-to-CAS delay	<sup>t</sup> RCD	Min		MAX(18ns, 4nCK)						ns		
Row precharge time (single bank)	<sup>t</sup> RPpb	Min		MAX(18ns, 3 <i>n</i> CK)						ns		
Row precharge time (all banks)	<sup>t</sup> RPab	Min			Ν	1AX(21ı	ns, 3 <i>n</i> Cl	<b>(</b> )			ns	
Row active time	<sup>t</sup> RAS	Min			M	1AX(42r	ns, 3 <i>n</i> Cl	<b>(</b> )			ns	
Now active time	TAS	Max		MI	N(9 × <sup>t</sup> F	REFI × R	efresh	Rate, 70	).2)		μs	
Write recovery time	<sup>t</sup> WR	Min			Ν	1AX(18r	ns, 4 <i>n</i> Cl	<b>(</b> )			ns	
Write-to-read delay	tWTR	Min			M	1AX(10r	ns, 8 <i>n</i> Cl	<b>(</b> )			ns	
Active bank A to active bank B	<sup>t</sup> RRD	Min		MAX(10ns, 4nCK)  MAX(10ns, 4nCK)  7.5ns, 4nCK)						ns	1	
Precharge-to-precharge delay	<sup>t</sup> PPD	Min							<sup>t</sup> CK(AVG)	2		
Four-bank activate win- dow	<sup>t</sup> FAW	Min	40 30						ns	1		
Delay from SRE command to CKE input LOW	<sup>t</sup> ESCKE	Min			M	AX(1.75	ins, 3 <i>n</i> 0	CK)		•	-	3

#### Notes:

- 1. 4267 Mb/s timing value is supported at lower data rates if the device is supporting 4266 Mb/s speed grade.
- 2. Precharge to precharge timing restriction does not apply to AUTO PRECHARGE commands.
- 3. Delay time has to satisfy both analog time (ns) and clock count (nCK). It means that <sup>t</sup>ESCKE will not expire until CK has toggled through at least three full cycles (3 <sup>t</sup>CK) and 1.75ns has transpired. The case which 3nCK is applied to is shown below.



Figure 162: tESCKE Timing



**Table 203: CA Bus ODT Timing** 

		Min/	Data Rate
Parameter	Symbol	Max	533-4267
CA ODT value update time	<sup>t</sup> ODTUP	Min	RU(20ns/ <sup>t</sup> CK(AVG))

### **Table 204: CA Bus Training Parameters**

		Min/		Data	Rate			
Parameter	Symbol	Max	1600	3200	3733	4267	Unit	Notes
Valid clock requirement after CKE input LOW	<sup>t</sup> CKELCK	Min MAX(5ns, 5nCK)		<sup>t</sup> CK				
Data setup for V <sub>REF</sub> training mode	<sup>t</sup> DStrain	Min		:	2		ns	
Data hold for V <sub>REF</sub> training mode	<sup>t</sup> DHtrain	Min		:	2		ns	
Asynchronous data read	<sup>t</sup> ADR	Max		2	:0		ns	
CA BUS TRAINING command-to-command delay	<sup>t</sup> CACD	Min	RU( <sup>t</sup> ADR/ <sup>t</sup> CK)		<sup>t</sup> CK	1		
Valid strobe requirement before CKE LOW	<sup>t</sup> DQSCKE	Min		1	0		ns	
First CA BUS TRAINING command following CKE LOW	<sup>t</sup> CAENT	Min		2!	50		ns	
V <sub>REF</sub> step time – multiple steps	<sup>t</sup> VREFca_LONG	Max		2!	50		ns	
V <sub>REF</sub> step time – one step	<sup>t</sup> VREFca_SHORT	Max		8	0		ns	
Valid clock requirement before CS HIGH	<sup>t</sup> CKPRECS	Min	2 <sup>t</sup> CK + <sup>t</sup> XP		_			
Valid clock requirement after CS HIGH	<sup>†</sup> CKPSTCS	Min		MAX(7.5	ns, 5 <i>n</i> CK)		_	



#### **Table 204: CA Bus Training Parameters (Continued)**

		Min/ Max 16		Data	Rate			
Parameter	Symbol	Max	1600	3200	3733	4267	Unit	Notes
Minimum delay from CS to DQS tog- gle in command bus training	<sup>t</sup> CS_VREF	Min		2	2		<sup>t</sup> CK	
Minimum delay from CKE HIGH to strobe High-Z	<sup>t</sup> CKEHDQS	Min 10				ns		
CA bus training CKE HIGH to DQ tristate	<sup>t</sup> MRZ	Min		1.5				
ODT turn-on latency from CKE	<sup>t</sup> CKELODTon	Min	20				ns	
ODT turn-off latency from CKE	<sup>t</sup> CKEHODToff	Min		2	0		ns	
	<sup>t</sup> XCBT_Short	Min		MAX(200	ns, 5 <i>n</i> CK)		_	2
Exit command bus training mode to next valid command delay	<sup>t</sup> XCBT_Middle	Min		MAX(200	ns, 5 <i>n</i> CK)		_	2
These valid communic delay	<sup>t</sup> XCBT_Long	Min		MAX(250	ns, 5 <i>n</i> CK)		_	2

- Notes: 1. If tCACD is violated, the data for samples which violate tCACD will not be available, except for the last sample (where <sup>t</sup>CACD after this sample is met). Valid data for the last sample will be available after <sup>t</sup>ADR.
  - 2. Exit command bus training mode to next valid command delay time depends on value of V<sub>REF(CA)</sub> setting: MR12 OP[5:0] and V<sub>REF(CA)</sub> range: MR12 OP[6] of FSP-OP 0 and 1. The details are shown in tFC value mapping table. Additionally exit command bus training mode to next valid command delay time may affect V<sub>RFF(DO)</sub> setting. Settling time of V<sub>REF(DQ)</sub> level is same as V<sub>REF(CA)</sub> level.

**Table 205: Asynchronous ODT Turn On and Turn Off Timing** 

Symbol	800–2133 MHz	Unit
<sup>t</sup> ODTon(MIN)	1.5	ns
tODTon(MAX)	3.5	ns
<sup>t</sup> ODToff(MIN)	1.5	ns
<sup>t</sup> ODToff(MAX)	3.5	ns

**Table 206: Temperature Derating Parameters** 

		Min/		Data	Rate		
Parameter	Symbol	Max	1600	Unit			
DQS output access time from CK_t/CK_c (derated)	<sup>t</sup> DQSCKd	Max		ps			
RAS-to-CAS delay (derated)	<sup>t</sup> RCDd	Min		ns			
ACTIVATE-to-ACTIVATE command period (same bank, derated)	<sup>t</sup> RCd	Min		ns			
Row active time (derated)	<sup>t</sup> RASd	Min	<sup>t</sup> RAS + 1.875				ns
Row precharge time (derated)	<sup>t</sup> RPd	Min		ns			



**Table 206: Temperature Derating Parameters (Continued)** 

		Min/		Data			
Parameter	Symbol	Max	1600	3200	3733	4267	Unit
Active bank A to active bank B (derated)	<sup>t</sup> RRDd	Min		<sup>t</sup> RRD +	ns		

Note: 1. At higher temperatures (>85°C), AC timing derating may be required. If derating is required the device will set MR4 OP[2:0] = 110b.

### **CA Rx Voltage and Timing**

The command and address (CA), including CS input receiver compliance mask for voltage and timing, is shown in the CA Receiver (Rx) Mask figure below. All CA and CS signals apply the same compliance mask and operate in single data rate mode.

The CA input Rx mask for voltage and timing is applied across all pins, as shown in the figure below. The Rx mask defines the area that the input signal must not encroach if the DRAM input receiver is expected to successfully capture a valid input signal; it is not the valid data eye.

Figure 163: CA Receiver (Rx) Mask





Figure 164: Across Pin V<sub>REF (CA)</sub> Voltage Variation



 $V_{CENT\_CA(pin\ mid)}$  is defined as the midpoint between the largest  $V_{CENT\_CA}$  voltage level and the smallest  $V_{CENT\_CA}$  voltage level across all CA and CS pins for a given DRAM component. Each CA  $V_{CENT}$  level is defined by the center, which is, the widest opening of the cumulative data input eye, as depicted in the figure above. This clarifies that any




DRAM component level variation must be accounted for within the CA Rx mask. The component-level  $V_{REF}$  will be set by the system to account for  $R_{ON}$  and ODT settings.

Figure 165: CA Timings at the DRAM Pins

CK, CK Data-in at DRAM Pin


Minimum CA eye center aligned



TcIVW for all CA signals is defined as centered on the CK\_t/CK\_c crossing at the DRAM pin.


Note: 1. All of the timing terms in above figure are measured from the CK\_t/CK\_c to the center (midpoint) of the TcIVW window taken at the VcIVW\_total voltage levels centered around V<sub>CENT\_CA(pin mid)</sub>.

Figure 166: CA <sup>t</sup>cIPW and SRIN\_cIVW Definition (for Each Input Pulse)



Note: 1. SRIN\_cIVW =  $V_{dIVW\_total}/({}^{t}r \text{ or } {}^{t}f)$ ; signal must be monotonic within  ${}^{t}r$  and  ${}^{t}f$  range.

Figure 167: CA V<sub>IHL\_AC</sub> Definition (for Each Input Pulse)





#### Table 207: DRAM CMD/ADR, CS

 $UI = {}^{t}CK(AVG)MIN$ 

		DQ - 1333 <sup>7</sup>		D0 1600	Q – /1867	DQ – 3200/3733		DQ - 4267			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
V <sub>clVW</sub>	Rx mask voltage peak-to- peak	-	175	-	175	-	155	-	145	mV	1, 2, 3
V <sub>IHL(AC)</sub>	CA AC input pulse amplitude peak-to-peak	210	-	210	-	190	-	180	-	mV	4, 6
SRIN_clVW	Input slew rate over V <sub>clVW</sub>	1	7	1	7	1	7	1	7	V/ns	5


- Notes: 1. CA Rx mask voltage and timing parameters at the pin, including voltage and temperature drift.
  - 2. Rx mask voltage V<sub>cIVW</sub> total(MAX) must be centered around V<sub>CENT\_CA(pin mid)</sub>.
  - 3. Defined over the CA internal V<sub>REF</sub> range. The Rx mask at the pin must be within the internal V<sub>REF(CA)</sub> range irrespective of the input signal common mode.
  - 4. CA-only input pulse signal amplitude into the receiver must meet or exceed  $V_{IHL(AC)}$  at any point over the total UI. No timing requirement above level. V<sub>IHL(AC)</sub> is the peak-topeak voltage centered around V<sub>CENT\_CA(pin mid)</sub>, such that V<sub>IHL(AC)</sub>/2 (MIN) must be met both above and below  $V_{\text{CENT\_CA}}$ .
  - 5. Input slew rate over V<sub>cIVW</sub> mask is centered at V<sub>CENT\_CA(pin mid)</sub>.
  - 6. V<sub>IHL(AC)</sub> does not have to be met when no transitions are occurring.
  - 7. The Rx voltage and absolute timing requirements apply for DQ operating frequencies at or below 1333 for all speed bins. For example the  $^{t}$ cIVW (ps) = 450ps at or below 1333 operating frequencies.



### **DQ Tx Voltage and Timing**

### **DRAM Data Timing**

Figure 168: Read Data Timing Definitions – <sup>t</sup>QH and <sup>t</sup>DQSQ Across DQ Signals per DQS Group





### **DQ Rx Voltage and Timing**

The DQ input receiver mask for voltage and timing is applied per pin, as shown in the DQ Receiver (Rx) Mask figure below. The total mask ( $V_{dIVW\_total}$ , TdIVW\_total) defines the area that the input signal must not encroach in order for the DQ input receiver to successfully capture an input signal. The mask is a receiver property, and it is not the valid data eye.

Figure 169: DQ Receiver (Rx) Mask





Figure 170: Across Pin V<sub>REF</sub> DQ Voltage Variation




 $V_{CENT\_DQ(pin\_mid)} \ is \ defined \ as \ the \ midpoint \ between \ the \ largest \ V_{CENT\_DQ} \ voltage \ level \ and \ the \ smallest \ V_{CENT\_DQ} \ voltage \ level \ across \ all \ DQ \ pins \ for \ a \ given \ DRAM \ component. \ Each \ V_{CENT\_DQ} \ is \ defined \ by \ the \ center, \ which \ is \ the \ widest \ opening \ of \ the \ cumulative \ data \ input \ eye \ as \ shown \ in \ the \ figure \ above. \ This \ clarifies \ that \ any \ DRAM \ component \ level \ variation \ must \ be \ accounted \ for \ within \ the \ DRAM \ Rx \ mask. \ The \ component \ level \ V_{REF} \ will \ be \ set \ by \ the \ system \ to \ account \ for \ R_{ON} \ and \ ODT \ settings.$ 



Figure 171: DQ-to-DQS <sup>t</sup>DQS2DQ and <sup>t</sup>DQDQ


#### DQ, DQS Data-in at DRAM Latch

Internal componsite data-eye center aligned to DQS



#### DQS, DQs Data-in Skews at DRAM

Nonminimum data-eye/maximum Rx mask




Notes:

- 1. These timings at the DRAM pins are referenced from the internal latch.
- 2. <sup>t</sup>DQS2DQ is measured at the center (midpoint) of the TdIVW window.
- 3. DQz represents the MAX <sup>t</sup>DQS2DQ in this example.
- 4. DQy represents the MIN <sup>t</sup>DQS2DQ in this example.

All of the timing terms in DQ to DQS\_t are measured from the DQS\_t/DQS\_c to the center (midpoint) of the TdIVW window taken at the  $V_{\rm dIVW\_total}$  voltage levels centered around  $V_{\rm CENT\_DQ(pin\_mid)}.$  In figure above, the timings at the pins are referenced with respect to all DQ signals center-aligned to the DRAM internal latch. The data-to-data off-set is defined as the difference between the MIN and MAX  $^t\mathrm{DQS2DQ}$  for a given component.




Figure 172: DQ <sup>t</sup>DIPW and SRIN\_dIVW Definition for Each Input Pulse



Note: 1.  $SRIN_dIVW = V_{dIVW total}/(t^r or t^f)$  signal must be monotonic within  $t^r$  and  $t^t$  range.

Figure 173: DQ V<sub>IHL(AC)</sub> Definition (for Each Input Pulse)



#### **Table 208: DQs In Receive Mode**

Note III =  ${}^{t}CK(\Delta)/G(MIN)/2$ 

		1600	1600/1867		/2400	3200	/3733	42	67		
Symbol	Parameter	Min	Max	Min	Max	Min	Мах	Min	Max	Unit	Notes
V <sub>dIVW_total</sub>	Rx mask voltage – peak-to- peak	_	140	_	140	-	140	_	120	mV	1, 2, 3
V <sub>IHL(AC)</sub>	DQ AC input pulse amplitude peak-to-peak	180	_	180	-	180	-	170	-	mV	5, 7
SRIN_dIVW	Input slew rate over V <sub>dIVW_total</sub>	1	7	1	7	1	7	1	7	V/ns	6

- Notes: 1. Data Rx mask voltage and timing parameters are applied per pin and include the DRAM DQ-to-DQS voltage AC noise impact for frequencies >20 MHz with a maximum voltage of 45mV peak-to-peak at a fixed temperature on the package. The voltage supply noise must comply to the component MIN/MAX DC operating conditions.
  - 2. Rx mask voltage  $V_{dIVW\_total}(MAX)$  must be centered around  $V_{CENT\_DQ(pin\_mid)}$ .
  - 3. Defined over the DQ internal V<sub>REF</sub> range. The Rx mask at the pin must be within the internal V<sub>RFF</sub> DQ range irrespective of the input signal common mode.
  - 4. Deterministic component of the total Rx mask voltage or timing. Parameter will be characterized and guaranteed by design.
  - 5. DQ-only input pulse amplitude into the receiver must meet or exceed V<sub>IHL(AC)</sub> at any point over the total UI. No timing requirement above level. V<sub>IHL(AC)</sub> is the peak-to-peak voltage centered around V<sub>CENT DQ(pin mid)</sub>, such that V<sub>IHL(AC)</sub>/2 (MIN) must be met both above and below  $V_{CENT\_DQ}$ .
  - 6. Input slew rate over V<sub>dIVW</sub> mask centered at V<sub>CENT\_DQ(pin\_mid)</sub>.



7. V<sub>IHL(AC)</sub> does not have to be met when no transitions are occurring.

## **Clock Specification**

The specified clock jitter is a random jitter with Gaussian distribution. Input clocks violating minimum or maximum values may result in device malfunction.

#### **Table 209: Definitions and Calculations**

Symbol	Description	Calculation	Notes
<sup>t</sup> CK(avg) and <i>n</i> CK	The average clock period across any consecutive 200-cycle window. Each clock period is calculated from rising clock edge to rising clock edge.  Unit <sup>t</sup> CK(avg) represents the actual clock average <sup>t</sup> CK(avg) of the input clock under operation. Unit <i>n</i> CK represents one clock cycle of the input clock, counting from actual clock edge to actual clock edge. <sup>t</sup> CK(avg) can change no more than ±1% within a 100-clock-cycle window, provided that all jitter	$t_{CK(avg)} = \left(\sum_{j=1}^{N} t_{CK_j}\right) / N$ Where N = 200	
<sup>t</sup> CK(abs)	and timing specifications are met.  The absolute clock period, as measured from one rising clock edge to the next consecutive rising clock edge.		1
<sup>t</sup> CH(avg)	The average HIGH pulse width, as calculated across any 200 consecutive HIGH pulses.	$t_{CH(avg)} = \left(\sum_{j=1}^{N} t_{CH_j}\right) / (N \times t_{CK(avg)})$ Where N = 200	
<sup>t</sup> CL(avg)	The average LOW pulse width, as calculated across any 200 consecutive LOW pulses.	$t_{CL(avg)} = \left(\sum_{j=1}^{N} t_{CL_j}\right) / (N \times t_{CK(avg)})$ Where N = 200	
<sup>t</sup> JIT(per)	The single-period jitter defined as the largest deviation of any signal <sup>t</sup> CK from <sup>t</sup> CK(avg).	$t$ JIT(per) = min/max of $\left(t$ CK <sub>i</sub> - $t$ CK(avg) Where i = 1 to 200	1
<sup>t</sup> JIT(per),act	The actual clock jitter for a given system.		
<sup>t</sup> JIT(per), allowed	The specified clock period jitter allowance.		
<sup>t</sup> JIT(cc)	The absolute difference in clock periods between two consecutive clock cycles. <sup>t</sup> JIT(cc) defines the cycle-to-cycle jitter.	$t_{JIT(cc)} = max \text{ of } \left[t_{CK_{i+1}} - t_{CK_{i}}\right]$	1
<sup>t</sup> ERR(nper)	The cumulative error across $n$ multiple consecutive cycles from ${}^{t}CK(avg)$ .	$t_{ERR(nper)} = \left(\sum_{j=i}^{i+n-1} t_{CK_j}\right) - (n \times t_{CK(avg)})$	1
tERR(nper),act	The actual clock jitter over <i>n</i> cycles for a given system.		
<sup>t</sup> ERR(nper), allowed	The specified clock jitter allowance over <i>n</i> cycles.		



#### **Table 209: Definitions and Calculations (Continued)**

Symbol	Description	Calculation	Notes
tERR(nper),min	The minimum <sup>t</sup> ERR(nper).	$^{t}$ ERR(nper),min = (1 + 0.68LN(n)) × $^{t}$ JIT(per),min	2
tERR(nper),max	The maximum <sup>t</sup> ERR(nper).	$^{\dagger}$ ERR(nper),max = (1 + 0.68LN(n)) × $^{\dagger}$ JIT(per),max	2
<sup>t</sup> JIT(duty)	Defined with absolute and average specifications for <sup>t</sup> CH and <sup>t</sup> CL, respectively.	tJIT(duty),min =  MIN((tCH(abs),min - tCH(avg),min),  (tCL(abs),min - tCL(avg),min)) × tCK(avg)  tJIT(duty),max =  MAX((tCH(abs),max - tCH(avg),max),  (tCL(abs),max - tCL(avg),max)) × tCK(avg)	

Notes:

- 1. Not subject to production testing.
- 2. Using these equations, <sup>t</sup>ERR(nper) tables can be generated for each <sup>t</sup>JIT(per),act value.

#### <sup>t</sup>CK(abs), <sup>t</sup>CH(abs), and <sup>t</sup>CL(abs)

These parameters are specified with their average values; however, the relationship between the average timing and the absolute instantaneous timing (defined in the following table) is applicable at all times.

Table 210: <sup>t</sup>CK(abs), <sup>t</sup>CH(abs), and <sup>t</sup>CL(abs) Definitions

Parameter	Symbol	Minimum	Unit
Absolute clock period	tCK(abs)	<sup>t</sup> CK(avg),min + <sup>t</sup> JIT(per),min	ps <sup>1</sup>
Absolute clock HIGH pulse width	<sup>t</sup> CH(abs)	<sup>t</sup> CH(avg),min + <sup>t</sup> JIT(duty),min <sup>2</sup> / <sup>t</sup> CK(avg),min	<sup>t</sup> CK(avg)
Absolute clock LOW pulse width	<sup>t</sup> CL(abs)	<sup>t</sup> CL(avg),min + <sup>t</sup> JIT(duty),min <sup>2</sup> / <sup>t</sup> CK(avg),min	<sup>t</sup> CK(avg)

Notes:

- 1. <sup>t</sup>CK(avg), min is expressed in ps for this table.
- 2. <sup>t</sup>JIT(duty), min is a negative value.

#### **Clock Period Jitter**

LPDDR4 devices can tolerate some clock period jitter without core timing parameter derating. This section describes device timing requirements with clock period jitter (†JIT(per)) in excess of the values found in the AC Timing table. Calculating cycle time derating and clock cycle derating are also described.

#### **Clock Period Jitter Effects on Core Timing Parameters**

Core timing parameters (¹RCD, ¹RP, ¹RTP, ¹WR, ¹WRA, ¹WTR, ¹RC, ¹RAS, ¹RRD, ¹FAW) extend across multiple clock cycles. Clock period jitter impacts these parameters when measured in numbers of clock cycles. Within the specification limits, the device is characterized and verified to support ¹nPARAM = RU[¹PARAM/¹CK(avg)]. During device operation where clock jitter is outside specification limits, the number of clocks, or ¹CK(avg), may need to be increased based on the values for each core timing parameter.



#### **Cycle Time Derating for Core Timing Parameters**

For a given number of clocks ( ${}^{t}nPARAM$ ), when  ${}^{t}CK$ (avg) and  ${}^{t}ERR({}^{t}nPARAM)$ , act exceed  ${}^{t}ERR({}^{t}nPARAM)$ , allowed, cycle time derating may be required for core timing parameters.

$$CycleTimeDerating = max \left[ \frac{t_{PARAM} + t_{ERR}(t_{nPARAM}), act - t_{ERR}(t_{nPARAM}), allowed}{t_{nPARAM}} - t_{CK}(avg) \right], 0 \right\}$$

Cycle time derating analysis should be conducted for each core timing parameter. The amount of cycle time derating required is the maximum of the cycle time deratings determined for each individual core timing parameter.

#### **Clock Cycle Derating for Core Timing Parameters**

For each core timing parameter and a given number of clocks (<sup>t</sup>*n*PARAM), clock cycle derating should be specified with <sup>t</sup>JIT(per).

For a given number of clocks (<sup>t</sup>nPARAM), when <sup>t</sup>CK(avg) plus (<sup>t</sup>ERR(<sup>t</sup>nPARAM),act) exceed the supported cumulative <sup>t</sup>ERR(<sup>t</sup>nPARAM),allowed, derating is required. If the equation below results in a positive value for a core timing parameter (<sup>t</sup>CORE), the required clock cycle derating will be that positive value (in clocks).

$$ClockCycleDerating = RU \left\{ \frac{t_{PARAM} + t_{ERR}(t_{nPARAM}), act - t_{ERR}(t_{nPARAM}), allowed}{t_{CK}(avg)} \right\} - t_{nPARAM} + t_{exp}(t_{nPARAM}) + t$$

Cycle-time derating analysis should be conducted for each core timing parameter.

#### **Clock Jitter Effects on Command/Address Timing Parameters**

Command/address timing parameters (<sup>t</sup>IS, <sup>t</sup>IH, <sup>t</sup>ISb, <sup>t</sup>IHb) are measured from a command/address signal (CS or CA[5:0]) transition edge to its respective clock signal (CK\_t/CK\_c) crossing. The specification values are not affected by the <sup>t</sup>JIT(per) applied, because the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

#### **Clock Jitter Effects on READ Timing Parameters**

#### <sup>t</sup>RPRE

When the device is operated with input clock jitter, <sup>t</sup>RPRE must be derated by the <sup>t</sup>JIT(per),act,max of the input clock that exceeds <sup>t</sup>JIT(per),allowed,max. Output deratings are relative to the input clock:

$$t_{RPRE(min, derated)} = 0.9 - \left(\frac{t_{JIT(per), act, max} - t_{JIT(per), allowed, max}}{t_{CK(avg)}}\right)$$

For example, if the measured jitter into a LPDDR4 device has  ${}^{t}CK(avg) = 625ps$ ,  ${}^{t}JIT(per)$ , act, min = -xx, and  ${}^{t}JIT(per)$ , act, max = +xx ps, then  ${}^{t}RPRE$ , min, derated = 0.9 - ( ${}^{t}JIT(per)$ , act, max -  ${}^{t}JIT(per)$ , allowed, max)/ ${}^{t}CK(avg) = 0.9$  - (xx - xx)/xx = yy  ${}^{t}CK(avg)$ .



#### <sup>t</sup>LZ(DQ), <sup>t</sup>HZ(DQ), <sup>t</sup>DQSCK, <sup>t</sup>LZ(DQS), <sup>t</sup>HZ(DQS)

These parameters are measured from a specific clock edge to a data signal transition (DMn or DQm, where: n = 0.1; and m = 0-15, and specified timings must be met with respect to that clock edge. Therefore, they are not affected by <sup>t</sup>JIT(per).

#### tQSH, tQSL

These parameters are affected by duty cycle jitter, represented by  ${}^tCH(abs)min$  and  ${}^tCL(abs)min$ . These parameters determine the absolute data-valid window at the device pin. The absolute minimum data-valid window at the device pin = MIN {( ${}^tQSH(abs)min - {}^tDQSQmax$ )}. This minimum data valid window must be met at the target frequency regardless of clock jitter.

#### **tRPST**

<sup>t</sup>RPST is affected by duty cycle jitter, represented by <sup>t</sup>CL(abs). Therefore, <sup>t</sup>RPST(abs)min can be specified by <sup>t</sup>CL(abs)min. <sup>t</sup>RPST(abs)min = <sup>t</sup>CL(abs)min - 0.05 = <sup>t</sup>QSL(abs)min.

#### **Clock Jitter Effects on WRITE Timing Parameters**

#### tDS, tDH

These parameters are measured from a data signal (DMIn or DQm, where n = 0, 1 and m = 0–15) transition edge to its respective data strobe signal (DQSn\_t, DQSn\_c: n = 0,1) crossing. The specification values are not affected by the amount of <sup>t</sup>JIT(per) applied, because the setup and hold times are relative to the data strobe signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

#### tDSS, tDSH

These parameters are measured from a data signal (DQS\_t, DQSn\_c) crossing to its respective clock signal (CK\_t, CK\_c) crossing. When the device is operated with input clock jitter, this parameter needs to be derated by the actual  $t_{JIT(per)act}$  of the input clock in excess of the allowed period jitter  $t_{IJT(per)allowed}$ .

#### <sup>t</sup>DQSS

<sup>t</sup>DQSS is measured from a data strobe signal (DQSn\_t, DQSn\_c) crossing to its respective clock signal (CK\_t, CK\_c) crossing. When the device is operated with input clock jitter, this parameter must be derated by the actual <sup>t</sup>JIT(per),act of the input clock in excess of <sup>t</sup>JIT(per)allowed.

$${}^{t} DQSS(min, derated) = 0.75 - \\ \\ \begin{bmatrix} {}^{t} \underline{JIT(per), act, min - {}^{t} \underline{JIT(per), allowed, min}} \\ \\ {}^{t} \underline{CK(avg)} \end{bmatrix}$$

$$t_{DQSS(max,derated)} = 1.25 - \left(\frac{t_{JIT(per),act,max} - t_{JIT(per),allowed,max}}{t_{CK(avg)}}\right)$$

For example, if the measured jitter into an LPDDR4 device has  ${}^{t}CK(avg) = 625ps$ ,  ${}^{t}JIT(per)$ ,act,min = -xxps, and  ${}^{t}JIT(per)$ ,act,max = +xx ps, then:

$$^{t}$$
DQSS,(min,derated) = 0.75 - (-xx + yy)/625 = xxxx  $^{t}$ CK(avg)

$$^{t}$$
DQSS,(max,derated) = 1.25 - (xx - yy)/625 = xxxx  $^{t}$ CK(avg)



# **General LPDDR4 Specification**

### **Functional Description**

The Mobile Low-Power DDR4 SDRAM (LPDDR4) is a high-speed CMOS, dynamic random-access memory internally configured with either 1 or 2 channels. Each channel is comprised of 16 DQs and 8 banks.

LPDDR4 uses a 2-tick, single-data-rate (SDR) protocol on the CA bus to reduce the number of input signals in the system. The term "2-tick" means that the command/address is decoded across two transactions, such that half of the command/address is captured with each of two consecutive rising edges of CK. The 6-bit CA bus contains command, address, and bank information. Some commands such as READ, WRITE, MASKED WRITE, and ACTIVATE require two consecutive 2-tick SDR commands to complete the instruction.

LPDDR4 uses a double-data-rate (DDR) protocol on the DQ bus to achieve high-speed operation. The DDR interface transfers two data bits to each DQ lane in one clock cycle and is matched to a 16*n*-prefetch DRAM architecture. A write/read access consists of a single 16*n*-bit-wide data transfer to/from the DRAM core and 16 corresponding *n*-bit-wide data transfers at the I/O pins.

Read and write accesses to the device are burst-oriented. Accesses start at a selected column address and continue for a programmed number of columns in a programmed sequence.

Accesses begin with the registration of an ACTIVATE command to open a row in the memory core, followed by a WRITE or READ command to access column data within the open row. The address and bank address (BA) bits registered by the ACTIVATE command are used to select the bank and row to be opened. The address and BA bits registered with the WRITE or READ command are used to select the bank and the starting column address for the burst access.

Prior to normal operation, the LPDDR4 SDRAM must be initialized. The following sections provide detailed information about device initialization, register definition, command descriptions and device operations.

# **Power-Up and Initialization**

To ensure proper functionality for power-up and reset initialization, default values for the MR settings are provided in the table below.

**Table 211: Mode Register Default Settings** 

Item	Mode Register Setting	Default Setting	Description
FSP-OP/WR	MR13 OP[7:6]	00b	FSP-OP/WR[0] are enabled
WLS	MR2 OP[6]	0b	WRITE latency set A is selected
WL	MR2 OP[5:3]	000b	WL = 4
RL	MR2 OP[2:0]	000b	RL = 6, <i>n</i> RTP = 8
nWR	MR1 OP[6:4]	000b	<i>n</i> WR = 6
DBI-WR/RD	MR3 OP[7:6]	00b	Write and read DBI are disabled



**Table 211: Mode Register Default Settings (Continued)** 

Item	Mode Register Setting	Default Setting	Description
CA ODT	MR11 OP[6:4]	000b	CA ODT is disabled
DQ ODT	MR11 OP[2:0]	000b	DQ ODT is disabled
V <sub>REF(CA)</sub> setting	MR12 OP[6]	1b	V <sub>REF(CA)</sub> range[1] is enabled
V <sub>REF(CA)</sub> value	MR12 OP[5:0]	001101b	Range1: 27.2% of V <sub>DD2</sub>
V <sub>REF(DQ)</sub> setting	MR14 OP[6]	1b	V <sub>REF(DQ)</sub> range[1] enabled
V <sub>REF(DQ)</sub> value	MR14 OP[5:0]	001101b	Range1: 27.2% of V <sub>DDQ</sub>

The following sequence must be used to power up the device. Unless specified otherwise, this procedure is mandatory. The power-up sequence of all channels must proceed simultaneously.

#### **Voltage Ramp**

1. While applying power (after Ta), RESET\_n should be held LOW ( $\leq 0.2 \times V_{DD2}$ ), and all other inputs must be between V<sub>IL,min</sub> and V<sub>IH,max</sub>. The device outputs remain at High-Z while RESET\_n is held LOW. Power supply voltage ramp requirements are provided in the table below. V<sub>DD1</sub> must ramp at the same time or earlier than V<sub>DD2</sub>. V<sub>DD2</sub> must ramp at the same time or earlier than  $V_{DDO}$ .


**Table 212: Voltage Ramp Conditions** 

After	Applicable Conditions					
Ta is reached	$V_{DD1}$ must be greater than $V_{DD2}$					
	V <sub>DD2</sub> must be greater than V <sub>DDQ</sub> - 200mV					

- Notes: 1. Ta is the point when any power supply first reaches 300mV.
  - 2. Voltage ramp conditions in above table apply between Ta and power-off (controlled or uncontrolled).
  - 3. Tb is the point at which all supply and reference voltages are within their defined operating ranges.
  - 4. Power ramp duration <sup>t</sup>INIT0 (Tb-Ta) must not exceed 20ms.
  - 5. The voltage difference between any  $V_{SS}$  and  $V_{SSO}$  must not exceed 100mV.
  - 2. Following completion of the of the voltage ramp (Tb), RESET\_n must be held LOW for <sup>t</sup>INIT1. DQ, DMI, DQS\_t, and DQS\_c voltage levels must be between V<sub>SSO</sub> and V<sub>DDO</sub> during voltage ramp to avoid latch-up. CK\_t and CK\_c, CS, and CA input levels must be between V<sub>SS</sub> and V<sub>DD2</sub> during voltage ramp to avoid latch-up. Voltage ramp power supply requirements are provided in the table below.
  - 3. Beginning at Tb, RESET n must remain LOW for at least <sup>t</sup>INIT1(Tc), after which RE-SET\_n can be de-asserted to HIGH(Tc). At least 10ns before CKE de-assertion, CKE is required to be set LOW. All other input signals are "Don't Care."



Figure 174: Voltage Ramp and Initialization Sequence



- Note: 1. Training is optional and may be done at the system designer's discretion. The order of training may be different than what is shown here.
  - 4. After RESET\_n is de-asserted(Tc), wait at least <sup>t</sup>INIT3 before activating CKE. CK\_t, CK\_c must be started and stabilized for <sup>t</sup>INIT4 before CKE goes active(Td). CS must remain LOW when the controller activates CKE.
  - 5. After CKE is set to HIGH, wait a minimum of <sup>t</sup>INIT5 to issue any MRR or MRW commands(Te). For MRR and MRW commands, the clock frequency must be within the range defined for <sup>t</sup>CKb. Some AC parameters (for example, <sup>t</sup>DQSCK) could have relaxed timings (such as <sup>t</sup>DQSCKb) before the system is appropriately configured.
  - 6. After completing all MRW commands to set the pull-up, pull-down, and Rx termination values, the controller can issue the ZQCAL START command to the memory(Tf). This command is used to calibrate the  $V_{OH}$  level and the output impedance over process, voltage, and temperature. In systems where more than one device share one external ZQ resistor, the controller must not overlap the ZQ calibration sequence of each device. The ZQ calibration sequence is completed after  $^{t}ZQCAL$  (Tg). The ZQCAL LATCH command must be issued to update the DQ drivers and DQ + CA ODT to the calibrated values.
  - 7. After  ${}^tZQLAT$  is satisfied (Th), the command bus (internal  $V_{REF(CA)}$ , CS, and CA) should be trained for high-speed operation by issuing an MRW command (command bus training mode). This command is used to calibrate the device's internal  $V_{REF}$  and align CS/CA with CK for high-speed operation. The device will power-up with receivers configured for low-speed operations and with  $V_{REF(CA)}$  set to a default factory setting. Normal device operation at clock speeds higher than  ${}^tCKb$  may not be possible until command bus training is complete. The command bus training MRW command uses the CA bus as inputs for the calibration data stream, and it outputs the results asynchronously on the DQ bus. See command bus training in the MRW section for information on how to enter/exit the training mode.



8. After command bus training, the controller must perform write leveling. Write leveling mode is enabled when MR2 OP[7] is HIGH(Ti). See the Write Leveling section for a detailed description of the write leveling entry and exit sequence. In write leveling mode, the controller adjusts write DQS timing to the point where the device recognizes the start of write DQ data burst with desired WRITE latency.

9. After write leveling, the DQ bus (internal  $V_{REF(DQ)}$ , DQS, and DQ) should be trained for high-speed operation using the MPC TRAINING commands and by issuing MRW commands to adjust  $V_{REF(DQ)}$ . The device will power-up with receivers configured for low-speed operations and with  $V_{REF(DQ)}$  set to a default factory setting. Normal device operation at clock speeds higher than  $^t$ CKb should not be attempted until DQ bus training is complete. The MPC[READ DQ CALIBRATION] command is used together with MPC[READ-FIFO] or MPC[WRITE-FIFO] commands to train the DQ bus without disturbing the memory array contents. See the DQ Bus Training section for more information on the DQ bus training sequence.

10. At Tk, the device is ready for normal operation and is ready to accept any valid command. Any mode registers that have not previously been configured for normal operation should be written at this time.

**Table 213: Initialization Timing Parameters** 

Parameter	Min	Max	Unit	Comment		
<sup>t</sup> INIT0	_	20	ms	Maximum voltage ramp time		
<sup>t</sup> INIT1	200	_	μs Minimum RESET_n LOW time after completion of vol ramp			
tINIT2	10	_	ns	Minimum CKE LOW time before RESET_n goes HIGH		
tINIT3	2	_	ms	Minimum CKE LOW time after RESET_n goes HIGH		
<sup>t</sup> INIT4	5	_	<sup>t</sup> CK	Minimum stable clock before first CKE HIGH		
tINIT5	2	_	μs	Minimum idle time before first MRW/MRR command		
<sup>t</sup> CKb	Note 1, 2	Note 1, 2	ns	Clock cycle time during boot		

Notes

- 1. Minimum <sup>t</sup>CKb guaranteed by DRAM test is 18ns.
- 2. The system may boot at a higher frequency than dictated by minimum <sup>t</sup>CKb. The higher boot frequency is system dependent.

#### **Reset Initialization with Stable Power**

The following sequence is required for RESET at no power interruption initialization.

- 1. Assert RESET\_n below  $0.2 \times V_{DD2}$  anytime when reset is needed. RESET\_n needs to be maintained for minimum  $^tPW$ \_RESET. CKE must be pulled LOW at least 10ns before de-asserting RESET\_n.
- 2. Repeat steps 4–10 in Voltage Ramp section.

**Table 214: Reset Timing Parameter** 

	Va	lue		
Parameter	Min Max		Unit	Comment
<sup>t</sup> PW_RESET	100	_	ns	Minimum RESET_n LOW time for reset initialization
				with stable power



### **Product Specific Mode Register definition**

#### **Table 215: Mode Register Contents**

Notes 1 and 2 apply to entire table.

Mode Register	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0				
MR0			RFM sup- Latency R port mode									
			OP[1] =	-	apports norm	• •	node supported latency					
MR3						PPRP <sup>3</sup>						
			OP[2] =	•	ection disable ection enable							
MR5				Manufa	cturer ID							
				1111 1111	b : Micron							
MR6				Revisi								
				0000	0111b							
MR8	I/O v	vidth										
	_	7:6] = /channel	OP[5:2]	= 0110b: 160	ib single-chai	nnel die						
MR13						VRO						
		OP[2] =	0b: Normal of 1b: Output t	•	fault) Ilue on DQ7 a	and V <sub>REF(DQ)</sub> v	alue on DQ6					
MR24	TRR mode				Unlimited MAC		MAC value					
	OP[3:0] = 1000b: Unlimited MAC											
	OP[7] = 0b: Disable (default) 1b: Reserved											
MR25				PPR res	ources <sup>4</sup>							
	Bank 7	Bank 6	Bank 5	Bank 4	Bank 3	Bank 2	Bank 1	Bank 0				
	0b: PPR resource is not available 1b: PPR resource is available											

Notes

- 1. The contents of Product Specific Mode Register definition will reflect information specific to each die in these packages.
- 2. Other bits not defined above and other mode registers are referred to Mode Register Assignments and Definitions section.
- 3. When not using PPR function, PPR protection should be enabled to prevent unintended PPR entry.(MR3 OP[2] = 1b).
- 4. Before using PPR function, confirm the availability of PPR resource by reading MR25.

## **Mode Registers**

### **Mode Register Assignments and Definitions**

Mode register definitions are provided in the Mode Register Assignments table. In the access column of the table, R indicates read-only; W indicates write-only; R/W indicates



read- or write-capable or enabled. The MRR command is used to read from a register. The MRW command is used to write to a register.

### **Table 216: Mode Register Assignments**

Notes 1-5 apply to entire table

Notes 1		o entire table									
MR#	MA[5:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
0	00h	Device info	R	CATR RFU RFU RZQI		RFM support	Latency mode	REF			
1	01h	Device feature 1	W	RD-PST	n	WR (for A	P)	RD-PRE	WR-PRE	В	L
2	02h	Device feature 2	W	WR Lev	WLS		WL			RL	
3	03h	I/O config-1	W	DBI-WR	DBI-RD		PDDS		PPRP	WR-PST	PU-CAL
4	04h	Refresh and training	R /W	TUF	Therma	al offset	PPRE	SR abort	R	Refresh rat	е
5	05h	Basic config-1	R				Manufa	cturer ID			
6	06h	Basic config-2	R				Revisi	on ID1			
7	07h	Basic config-3	R				Revisi	on ID2			
8	08h	Basic config-4	R	I/O v	vidth		Der	nsity		Ту	pe
9	09h	Test mode	W			Ve	ndor-speci	fic test mo	ode	-	
10	0Ah	I/O calibration	W	RFU				ZQ RST			
11	0Bh	ODT	W	RFU CA ODT RFU DQ C				DQ ODT			
12	0Ch	V <sub>REF(CA)</sub>	R/W	RFU VR <sub>CA</sub> V <sub>REF(CA)</sub>							
13	0Dh	Register control	W	FSP-OP	FSP-WR	DMD	RRO	VRCG	VRO	RPT	CBT
14	0Eh	V <sub>REF(DQ)</sub>	R/W	RFU VR <sub>DQ</sub> V <sub>REF(DQ)</sub>							
15	0Fh	DQI-LB	W	Lower-byte invert register for DQ calibration							
16	10h	PASR_Bank	W				PASR ba	nk mask			
17	11h	PASR_Seg	W				PASR segr	nent mask			
18	12h	IT-LSB	R			DQ	S oscillato	r count –	LSB		
19	13h	IT-MSB	R			DQ	S oscillato	r count – ľ	MSB		
20	14h	DQI-UB	W		Up	per-byte i	invert regi	ster for D	Q calibrati	ion	
21	15h	Vendor use	W				RI	FU			
22	16h	ODT feature 2	W	ODTD fo	or x8_2ch	ODTD- CA	ODTE-CS	ODTE- CK		SoC ODT	
23	17h	DQS oscillator stop	W			DQS	oscillator ı	un-time so	etting		
24	18h	TRR control when MR0 OP2 = 0b	R/W	TRR TRR mode BAn Unltd MAC value MAC					2		
		RFM control when MR0 OP2 = 1b	R	RAAMMT RAAIMT RF					RFM		
25	19h	PPR resources	R	В7	В6	B5	B4	В3	B2	B1	В0
26–29	1Ah~1D h	-	-			R	eserved fo	r future u	se		



#### **Table 216: Mode Register Assignments (Continued)**

Notes 1-5 apply to entire table

	1-1- 7 -	o critire table									
MR#	MA[5:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
30	1Eh	Reserved for test	W	SDRAM will ignore							
31	1Fh	_	-		Reserved for future use						
32	20h	DQ calibration pattern A	W		See DQ calibration section						
33–35	21h~23h	Do not use	_	Do not use							
36	24h	RAADEC	R	RFU RAADEC							
37–38	25h~26h	Do not use	-				Do no	ot use			
39	27h	Reserved for test	W				SDRAM w	vill ignore			
40	28h	DQ calibration pattern B	W	See DQ calibration section							
41–47	29h≈2Fh	Do not use	-	Do not use							
48–63	30h≈3Fh	Reserved	-			Re	eserved fo	r future u	se		

- Notes: 1. RFU bits must be set to 0 during MRW commands.
  - 2. RFU bits are read as 0 during MRR commands.
  - 3. All mode registers that are specified as RFU or write-only shall return undefined data when read via an MRR command.
  - 4. RFU mode registers must not be written.
  - 5. Writes to read-only registers will not affect the functionality of the device.

#### Table 217: MR0 Device Feature 0 (MA[5:0] = 00h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
CATR	RF	U	RZ	QI	RFM support	Latency mode	REF

#### **Table 218: MR0 Op-Code Bit Definitions**

Register Information	Туре	ОР	Definition	Notes
Refresh mode	Read only	OP[0]	0b: Both legacy and modified refresh mode supported 1b: Only modified refresh mode supported	
Latency mode	Read	OP[1]	0b: Device supports normal latency	5, 6
	only		1b: Device supports byte mode latency	
RFM support	Read-only	OP[2]	0b: TRR is supported	
			1b: RFM is supported	



#### **Table 218: MR0 Op-Code Bit Definitions (Continued)**

Register Information	Туре	OP	Definition	Notes
Built-in self-test for RZQ in-	Read	OP[4:3]	00b: RZQ self-test not supported	1–4
formation	only		01b: ZQ may connect to V <sub>SSQ</sub> or float	
			10b: ZQ may short to V <sub>DDQ</sub>	
			11b: ZQ pin self-test completed, no error condition detected (ZQ may not connect to $V_{SSQ}$ , float, or short to $V_{DDQ}$ )	
CA terminating rank	Read	OP[7]	0b: CA for this rank is not terminated	7
	only		1b: CA for this rank is terminated	

Notes: 1. RZQI MR value, if supported, will be valid after the following sequence:

- Completion of MPC[ZQCAL START] command to either channel
- Completion of MPC[ZQCAL LATCH] command to either channel then <sup>t</sup>ZQLAT is satisfied

RZQI value will be lost after reset.

- 2. If ZQ is connected to  $V_{SSQ}$  to set default calibration, OP[4:3] must be set to 01b. If ZQ is not connected to  $V_{SSQ}$ , either OP[4:3] = 01b or OP[4:3] = 10b might indicate a ZQ pin assembly error. It is recommended that the assembly error be corrected.
- 3. In the case of possible assembly error, the device will default to factory trim settings for R<sub>ON</sub>, and will ignore ZQ CALIBRATION commands. In either case, the device may not function as intended.
- 4. If the ZQ pin self-test returns OP[4:3] = 11b, the device has detected a resistor connected to the ZQ pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor meets the specified limits (that is,  $240\Omega \pm 1\%$ ).
- 5. See byte mode addendum spec for byte mode latency details.
- 6. Byte mode latency for 2Ch. x16 device is only allowed when it is stacked in a same package with byte mode device.
- 7. CATR indicates whether CA for the rank will be terminated or not as a result of ODTCA pad connection and MR22 OP[5] settings for x16 devices, MR22 OP[7:5] settings for byte mode devices.

#### **Table 219: MR1 Device Feature 1 (MA[5:0] = 01h)**

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
RD-PST		nWR (for AP)		RD-PRE	WR-PRE	В	BL

#### **Table 220: MR1 Op-Code Bit Definitions**

Feature	Туре	OP	Definition	Notes
BL	Write	OP[1:0]	00b: BL = 16 sequential (default)	1
Burst length	only		01b: BL = 32 sequential	
			10b: BL = 16 or 32 sequential (on-the-fly)	
			11b: Reserved	
WR-PRE	Write	OP[2]	0b: Reserved	5, 6
Write preamble length	only		1b: WR preamble = 2 × <sup>t</sup> CK	



## **Table 220: MR1 Op-Code Bit Definitions (Continued)**

Feature	Туре	OP	Definition	Notes
RD-PRE	Write	OP[3]	0b: RD preamble = Static (default)	3, 5, 6
Read preamble type	only		1b: RD preamble = Toggle	
nWR	Write	OP[6:4]	000b: <i>n</i> WR = 6 (default)	2, 5, 6
Write-recovery for AUTO	only		001b: <i>n</i> WR = 10	
PRECHARGE command			010b: <i>n</i> WR = 16	
			011b: <i>n</i> WR = 20	
			100b: <i>n</i> WR = 24	
			101b: <i>n</i> WR = 30	
			110b: <i>n</i> WR = 34	
			111b: <i>n</i> WR = 40	
RD-PST	Write	OP[7]	0b: RD postamble = $0.5 \times {}^{t}CK$ (default)	4, 5, 6
Read postamble length	only		1b: RD postamble = $1.5 \times {}^{t}CK$	

Notes

- 1. Burst length on-the-fly can be set to either BL = 16 or BL = 32 by setting the BL bit in the command operands. See the Command Truth Table.
- 2. The programmed value of *n*WR is the number of clock cycles the device uses to determine the starting point of an internal precharge after a write burst with auto precharge (AP) enabled. See Frequency Ranges for RL, WL, and *n*WR Settings table.
- 3. For READ operations, this bit must be set to select between a toggling preamble and a non-toggling preamble (See the Preamble section).
- OP[7] provides an optional read postamble with an additional rising and falling edge of DQS\_t. The optional postamble cycle is provided for the benefit of certain memory controllers.
- 5. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address.
- 6. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, that is, the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device and may be changed without affecting device operation.

## **Table 221: Burst Sequence for Read**

<b>C4</b>	<b>C3</b>	C2	<b>C1</b>	C0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
16-	16-Bit READ Operation																																			
V	0	0	0	0	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F																
V	0	1	0	0	4	5	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3																
V	1	0	0	0	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7																
V	1	1	0	0	С	D	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В																
32-	32-Bit READ Operation																																			
0	0	0	0	0	0	1	2	3	4	5	6	7	8	9	Α	В	C	D	Е	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F
0	0	1	0	0	4	5	6	7	8	9	Α	В	С	D	Ε	F	0	1	2	3	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13
0	1	0	0	0	8	9	Α	В	С	D	Ε	F	0	1	2	3	4	5	6	7	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17
0	1	1	0	0	С	D	Ε	F	0	1	2	3	4	5	6	7	8	9	Α	В	1C	1D	1E	1F	10	11	12	13	14	15	16	17	18	19	1A	1B
1	0	0	0	0	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
1	0	1	0	0	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	4	5	6	7	8	9	Α	В	С	D	Ε	F	0	1	2	3
1	1	0	0	0	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17	8	9	Α	В	С	D	Ε	F	0	1	2	3	4	5	6	7
1	1	1	0	0	1C	1D	1E	1F	10	11	12	13	14	15	16	17	18	19	1A	1B	С	D	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В

Notes: 1. C[1:0] are not present on the CA bus; they are implied to be zero.

2. The starting burst address is on 64-bit (4n) boundaries.

### **Table 222: Burst Sequence for Write**

C4	<b>C3</b>	C2	<b>C1</b>	C0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
16-	Bit \	WRI1	E O	pera	tior	า																														
V	0	0	0	0	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F																
32-	Bit \	WRIT	E O	pera	tior	า																														
0	0	0	0	0	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F

Notes: 1. C[1:0] are not present on the CA bus; they are implied to be zero.

- 2. The starting burst address is on 256-bit (16n) boundaries for burst length 16.
- 3. The starting burst address is on 512-bit (32n) boundaries for burst length 32.
- 4. C[3:2] must be set to 0 for all WRITE operations.



### Table 223: MR2 Device Feature 2 (MA[5:0] = 02h)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
WR Lev	WLS		WL			RL	

### **Table 224: MR2 Op-Code Bit Definitions**

Feature	Туре	OP	Definition	Notes
RL	Write-	OP[2:0]	RL and $n$ RTP for DBI-RD disabled (MR3 OP[6] = 0b)	1, 3, 4
READ latency	only		000b: RL = 6, nRTP = 8 (default)	
			001b: RL = 10, <i>n</i> RTP = 8	
			010b: RL = 14, <i>n</i> RTP = 8	
			011b: RL = 20, <i>n</i> RTP = 8	
			100b: RL = 24, <i>n</i> RTP = 10	
			101b: RL = 28, <i>n</i> RTP = 12	
			110b: RL = 32, <i>n</i> RTP = 14	
			111b: RL = 36, nRTP = 16	
			RL and $n$ RTP for DBI-RD enabled (MR3 OP[6] = 1b)	
			000b: RL = 6, <i>n</i> RTP = 8	
			001b: RL = 12, <i>n</i> RTP = 8	
			010b: RL = 16, <i>n</i> RTP = 8	
			011b: RL = 22, <i>n</i> RTP = 8	
			100b: RL = 28, <i>n</i> RTP = 10	
			101b: RL = 32, <i>n</i> RTP = 12	
			110b: RL = 36, nRTP = 14	
			111b: RL = 40, <i>n</i> RTP = 16	



#### **Table 224: MR2 Op-Code Bit Definitions (Continued)**

Feature	Туре	OP	Definition	Notes
WL	Write-	OP[5:3]	WL set A (MR2 OP[6] = 0b)	1, 3, 4
WRITE latency	only		000b: WL = 4 (default)	
			001b: WL = 6	
			010b: WL = 8	
			011b: WL = 10	
			100b: WL = 12	
			101b: WL = 14	
			110b: WL = 16	
			111b: WL = 18	
			WL set B (MR2 OP[6] = 1b)	1
			000b: WL = 4	
			001b: WL = 8	
			010b: WL = 12	
			011b: WL = 18	
			100b: WL = 22	
			101b: WL = 26	
			110b: WL = 30	
			111b: WL = 34	
WLS	Write-	OP[6]	0b: Use WL set A (default)	1, 3, 4
WRITE latency set	only		1b: Use WL set B	
WR Lev	Write-	OP[7]	0b: Disable write leveling (default)	2
Write leveling	only		1b: Enable write leveling	

- Notes: 1. See Latency Code Frequency Table for allowable frequency ranges for RL/WL/nWR.
  - 2. After an MRW command to set the write leveling enable bit (OP[7] = 1b), the device remains in the MRW state until another MRW command clears the bit (OP[7] = 0b). No other commands are allowed until the write leveling enable bit is cleared.
  - 3. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command this MR address, or read from with an MRR command to this address.
  - 4. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, that is, the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device and may be changed without affecting device operation.
  - 5. nRTP is valid for BL16 only. For BL32, the SDRAM will add 8 clocks to the nRTP value before starting a precharge.



Table 225: Frequency Ranges for RL, WL, nWR, and nRTP Settings

READ L	.atency	WRITE Latency				Lower	Upper		
No DBI	w/DBI	Set A	Set B	<i>n</i> WR	<i>n</i> RTP	Frequency Limit (>)	Frequency Limit(≤)	Units	Notes
6	6	4	4	6	8	10	266	MHz	1–6
10	12	6	8	10	8	266	533		
14	16	8	12	16	8	533	800		
20	22	10	18	20	8	800	1066		
24	28	12	22	24	10	1066	1333		
28	32	14	26	30	12	1333	1600		
32	36	16	30	34	14	1600	1866		
36	40	18	34	40	16	1866	2133		

- Notes: 1. The device should not be operated at a frequency above the upper frequency limit or below the lower frequency limit shown for each RL, WL, or nWR value.
  - 2. DBI for READ operations is enabled in MR3 OP[6]. When MR3 OP[6] = 0, then the "No DBI" column should be used for READ latency. When MR3 OP[6] = 1, then the "w/DBI" column should be used for READ latency.
  - 3. WRITE latency set A and set B are determined by MR2 OP[6]. When MR2 OP[6] = 0, then WRITE latency set A should be used. When MR2 OP[6] = 1, then WRITE latency set B should be used.
  - 4. The programmed value for nRTP is the number of clock cycles the device uses to determine the starting point of an internal PRECHARGE operation after a READ burst with AP (auto precharge) enabled . It is determined by RU(tRTP/tCK).
  - 5. The programmed value of nWR is the number of clock cycles the device uses to determine the starting point of an internal PRECHARGE operation after a WRITE burst with AP (auto precharge) enabled. It is determined by RU(tWR/tCK).
  - 6. nRTP shown in this table is valid for BL16 only. For BL32, the device will add 8 clocks to the nRTP value before starting a precharge.

Table 226: MR3 I/O Configuration 1 (MA[5:0] = 03h)

OP7	OP6	OP5	OP4	ОРЗ	OP2	OP1	OP0
DBI-WR	DBI-RD		PDDS		PPRP	WR-PST	PU-CAL



### **Table 227: MR3 Op-Code Bit Definitions**

Feature	Туре	OP	Definition	Notes
PU-CAL		OP[0]	0b: V <sub>DDQ</sub> /2.5	1-4
(Pull-up calibration point)			1b: V <sub>DDQ</sub> /3 (default)	
WR-PST (WR postamble length)		OP[1]	0b: WR postamble = 0.5 × <sup>t</sup> CK (default)	2, 3, 5
			1b: WR postamble = $1.5 \times {}^{t}CK$	
PPRP (Post-package repair protec-		OP[2]	0b: PPR protection disabled (default)	6
tion)			1b: PPR protection enabled	
PDDS			000b: RFU	1, 2, 3
(Pull-down drive strength)			001b: R <sub>ZQ</sub> /1	
	Mrita only		010b: R <sub>ZQ</sub> /2	
	Write-only	OP[5:3]	011b: R <sub>ZQ</sub> /3	
		UP[5.5]	100b: R <sub>ZQ</sub> /4	
			101b: R <sub>ZQ</sub> /5	
			110b:R <sub>ZQ</sub> /6 (default)	
			111b: Reserved	
DBI-RD		OP[6]	0b: Disabled (default)	2, 3
(DBI-read enable)			1b: Enabled	
DBI-WR		OP[7]	0b: Disabled (default)	2, 3
(DBI-write enable)			1b: Enabled	

- Notes: 1. All values are typical. The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Recalibration may be required as voltage and temperature vary.
  - 2. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
  - 3. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, for example, the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
  - 4. For dual-channel device, PU-CAL (MR3-OP[0]) must be set the same for both channels on a die. The SDRAM will read the value of only one register (Ch.A or Ch.B), vendor-specific, so both channels must be set the same.
  - 5.  $1.5 \times {}^{t}CK$  apply  $\ge 1.6$  GHz clock.
  - 6. If MR3 OP[2] is set to 1b, PPR protection mode is enabled. The PPR protection bit is a sticky bit and can only be set to 0b by a power on reset. MR4 OP[4] controls entry to PPR mode. If PPR protection is enabled then the DRAM will not allow writing of 1b to MR4 OP[4].



### Table 228: MR4 Device Temperature (MA[5:0] = 04h)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
TUF	Therma	al offset	PPRE	SR abort		Refresh rate	

### **Table 229: MR4 Op-Code Bit Definitions**

Feature	Туре	OP	Definition	Notes
Refresh rate	Read-only	OP[2:0]	000b: SDRAM low temperature operating limit exceeded	1–4,
			001b: 4x refresh	7–9
			010b: 2x refresh	
			011b: 1x refresh (default)	
			100b: 0.5x refresh	
			101b: 0.25x refresh, no derating	
			110b: 0.25x refresh, with derating	
			111b: SDRAM high temperature operating limit exceeded	
SR abort (Self refresh Write OP[		OP[3]	0b: Disable (default)	9
abort)			1b: Device dependent	
PPRE	Write	OP[4]	0b: Exit PPR mode (default)	5, 9
(Post-package repair entry/exit)			1b: Enter PPR mode (Reference MR25 OP[7:0] for available PPR resources)	
Thermal offset-control-	Write	OP[6:5]	00b: No offset, 0~5°C gradient (default)	9
ler offset to TCSR			01b: 5°C offset, 5~10°C gradient	
			10b: 10°C offset, 10~15°C gradient	
			11b: Reserved	
TUF	Read-only	OP7	0b: OP[2:0] No change in OP[2:0] since last MR4 read (default)	6–8
(Temperature update flag)			1b: Change in OP[2:0] since last MR4 read	

- Notes: 1. The refresh rate for each MR4 OP[2:0] setting applies to <sup>t</sup>REFI, <sup>t</sup>REFIpb, and <sup>t</sup>REFW. MR4 OP[2:0] = 011b corresponds to a device temperature of 85°C. Other values require either a longer (2x, 4x) refresh interval at lower temperatures or a shorter (0.5x, 0.25x) refresh interval at higher temperatures. If MR4 OP[2] = 1b, the device temperature is greater than 85°C.
  - 2. At higher temperatures (>85°C), AC timing derating may be required. If derating is required the device will set MR4 OP[2:0] = 110b. See derating timing requirements in the AC Timing section.
  - 3. DRAM vendors may or may not report all of the possible settings over the operating temperature range of the device. Each vendor guarantees that their device will work at any temperature within the range using the refresh interval requested by their device.
  - 4. The device may not operate properly when MR4 OP[2:0] = 000b or 111b.
  - 5. Post-package repair can be entered or exited by writing to MR4 OP[4].
  - 6. When MR4 OP[7] = 1b, the refresh rate reported in MR4 OP[2:0] has changed since the last MR4 read. A mode register read from MR4 will reset MR4 OP[7] to 0b.
  - 7. MR4 OP[7] = 0b at power-up. MR4 OP[2:0] bits are valid after initialization sequence (Te).



- 8. See the Temperature Sensor section for information on the recommended frequency of reading MR4.
- 9. MR4 OP[6:3] can be written in this register. All other bits will be ignored by the device during an MRW command to this register.

# Table 230: MR5 Basic Configuration 1 (MA[5:0] = 05h)

OP7	OP6	OP5	OP4	ОРЗ	OP2	OP1	OP0
			Manufad	cturer ID			

### **Table 231: MR5 Op-Code Bit Definitions**

Feature	Type OP		Definition
Manufacturer ID	cturer ID Read-only		1111 1111b : Micron
			All others: Reserved

# Table 232: MR6 Basic Configuration 2 (MA[5:0] = 06h)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
			Revisio	on ID1			

Note: 1. MR6 is vendor-specific.

### **Table 233: MR6 Op-Code Bit Definitions**

Feature	Туре	ОР	Definition
Revision ID1	Read-only	OP[7:0]	xxxx xxxxb: Revision ID1

Note: 1. MR6 is vendor-specific.

## Table 234: MR7 Basic Configuration 3 (MA[5:0] = 07h)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
Revision ID2							

# **Table 235: MR7 Op-Code Bit Definitions**

Feature	Туре	ОР	Definition
Revision ID2	Read-only	OP[7:0]	xxxx xxxxb: Revision ID2

Note: 1. MR7 is vendor-specific.



# Table 236: MR8 Basic Configuration 4 (MA[5:0] = 08h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
I/O v	vidth		Der	nsity		Ту	pe

### **Table 237: MR8 Op-Code Bit Definitions**

Feature	Туре	OP	Definition
Туре	Read-only	OP[1:0]	00b: S16 SDRAM (16 <i>n</i> prefetch)
			All others: Reserved
Density	Read-only	OP[5:2]	0000b: 4Gb dual-channel die/2Gb single-channel die
			0001b: 6Gb dual-channel die/3Gb single-channel die
			0010b: 8Gb dual-channel die/4Gb single-channel die
			0011b: 12Gb dual-channel die/6Gb single-channel die
			0100b: 16Gb dual-channel die/8Gb single-channel die
			0101b: 24Gb dual-channel die/12Gb single-channel die
			0110b: 32Gb dual-channel die/16Gb single-channel die
			1100b: 2Gb dual-channel die/1Gb single-channel die
			All others: Reserved
I/O width	Read-only	OP[7:6]	00b: x16/channel
			01b: x8/channel
			All others: Reserved

### Table 238: MR9 Test Mode (MA[5:0] = 09h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			Vendor-speci	fic test mode			

# **Table 239: MR9 Op-Code Definitions**

Feature	Туре	OP	Definition
Test mode	Write-only	OP[7:0]	0000000b; Vendor-specific test mode disabled (default)

# Table 240: MR10 Calibration (MA[5:0] = 0Ah)

OP7	OP6	OP5	OP4	ОРЗ	OP2	OP1	OP0
			RFU				ZQ RESET



### **Table 241: MR10 Op-Code Bit Definitions**

Feature	Туре	OP	Definition
ZQ reset	Write-only	OP[0]	0b: Normal operation (default)
			1b: ZQ reset

- Notes: 1. See AC Timing table for calibration latency and timing.
  - 2. If ZQ is connected to  $V_{DDQ}$  through  $R_{ZQ}$ , either the ZQ CALIBRATION function or default calibration (via ZQ reset) is supported. If ZQ is connected to V<sub>SS</sub>, the device operates with default calibration and ZQ CALIBRATION commands are ignored. In both cases, the ZQ connection must not change after power is supplied to the device.

### **Table 242: MR11 ODT Control (MA[5:0] = 0Bh)**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
RFU		CA ODT		RFU		DQ ODT	

### **Table 243: MR11 Op-Code Bit Definitions**

Feature	Туре	OP	Definition	Notes
DQ ODT	Write-only	OP[2:0]	000b: Disable (default)	1, 2, 3
DQ bus receiver			001b: RZQ/1	
on-die termination			010b: RZQ/2	
			011b: RZQ/3	
			100b: RZQ/4	
			101b: RZQ/5	
			110b: RZQ/6	
			111b: RFU	
CA ODT	Write-only	OP[6:4]	000b: Disable (default)	1, 2, 3
CA bus receiver			001b: RZQ/1	
on-die termination			010b: RZQ/2	
			011b: RZQ/3	
			100b: RZQ/4	
			101b: RZQ/5	
			110b: RZQ/6	
			111b: RFU	

- Notes: 1. All values are typical. The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Re-calibration may be required as voltage and temperature vary.
  - 2. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
  - 3. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. The device will operate only according to the values stored



in the registers for the active set point, for example, the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device and may be changed without affecting device operation

### Table 244: MR12 Register Information (MA[5:0] = 0Ch)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
RFU	VR <sub>CA</sub>			$V_{REI}$	F(CA)		

### **Table 245: MR12 Op-Code Bit Definitions**

Feature	Type	OP	Data	Notes
V <sub>REF(CA)</sub>	Read/	OP[5:0]	000000b–110010b: See V <sub>REF</sub> Settings table	1–3, 5, 6
V <sub>REF(CA)</sub> settings	Write		All others: Reserved	
VR <sub>CA</sub>	Read/	OP[6]	0b: V <sub>REF(CA)</sub> range[0] enabled	1, 2, 4, 5,
V <sub>REF(CA)</sub> range	Write		1b: V <sub>REF(CA)</sub> range[1] enabled (default)	6

- Notes: 1. This register controls the V<sub>REF(CA)</sub> levels for frequency set point[1:0]. Values from either VR(ca)[0] or VR(ca)[1] may be selected by setting MR12 OP[6] appropriately.
  - 2. A read to MR12 places the contents of OP[7:0] on DO[7:0]. Any RFU bits and unused DO will be set to 0. See the MRR Operation section.
  - 3. A write to MR12 OP[5:0] sets the internal  $V_{REF(CA)}$  level for FSP[0] when MR13 OP[6] = 0b or sets the internal V<sub>REF(CA)</sub> level for FSP[1] when MR13 OP[6] = 1b. The time required for  $V_{REF(CA)}$  to reach the set level depends on the step size from the current level to the new level. See the  $V_{REF(CA)}$  training section.
  - 4. A write to MR12 OP[6] switches the device between two internal V<sub>REF(CA)</sub> ranges. The range (range[0] or range[1]) must be selected when setting the V<sub>REF(CA)</sub> register. The value, once set, will be retained until overwritten or until the next power-on or reset event.
  - 5. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
  - 6. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, for example, the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

#### Table 246: MR13 Register Control (MA[5:0] = 0Dh)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
FSP-OP	FSP-WR	DMD	RRO	VRCG	VRO	RPT	CBT



### **Table 247: MR13 Op-Code Bit Definition**

Feature	Туре	OP	Definition	Notes
CBT	Write-only	OP[0]	0b: Normal operation (default)	1
Command bus training			1b: Command bus training mode enabled	
RPT		OP[1]	0b: Disabled (default)	
Read preamble training			1b: Read preamble training mode enabled	
VRO		OP[2]	0b: Normal operation (default)	2
V <sub>REF</sub> output			1b: Output the $V_{REF(CA)}$ and $V_{REF(DQ)}$ values on DQ bits	
VRCG		OP[3]	0b: Normal operation (default)	3
V <sub>REF</sub> current generator			1b: Fast response (high current) mode	
RRO		OP[4]	0b: Disable codes 001 and 010 in MR4 OP[2:0]	4, 5
Refresh rate option			1b: Enable all codes in MR4 OP[2:0]	
DMD		OP[5]	0b: DATA MASK operation enabled (default)	6
Data mask disable			1b: DATA MASK operation disabled	
FSP-WR		OP[6]	0b: Frequency set point[0] (default)	7
Frequency set point write/			1b: Frequency set point[1]	
read				
FSP-OP		OP[7]	0b: Frequency set point[0] (default)	8
FREQUENCY SET POINT operation mode			1b: Frequency set point[1]	

- Notes: 1. A write to set OP[0] = 1 causes the LPDDR4 SDRAM to enter the command bus training mode. When OP[0] = 1 and CKE goes LOW, commands are ignored and the contents of CA[5:0] are mapped to the DQ bus. CKE must be brought HIGH before doing a MRW to clear this bit (OP[0] = 0) and return to normal operation. See the Command Bus Training section for more information.
  - 2. When set, the device will output the V<sub>REF(CA)</sub> and V<sub>REF(DQ)</sub> voltage on DQ pins. Only the "active" frequency set point, as defined by MR13 OP[7], will be output on the DQ pins. This function allows an external test system to measure the internal V<sub>REF</sub> levels. The DQ pins used for  $V_{RFF}$  output are vendor-specific.
  - 3. When OP[3] = 1, the  $V_{REF}$  circuit uses a high current mode to improve  $V_{REF}$  settling time.
  - 4. MR13 OP[4] RRO bit is valid only when MR0 OP[0] = 1. For LPDDR4 SDRAM with MR0 OP[0] = 0, MR4 OP[2:0] bits are not dependent on MR13 OP[4].
  - 5. When OP[4] = 0, only 001b and 010b in MR4 OP[2:0] are disabled. LPDDR4 SDRAM must report 011b instead of 001b or 010b in this case. Controller should follow the refresh mode reported by MR4 OP[2:0], regardless of RRO setting. TCSR function does not depend on RRO setting.
  - 6. When enabled (OP[5] = 0b) data masking is enabled for the device. When disabled (OP[5] = 1b), the device will ignore any mask patterns issued during a MASKED WRITE command. See the Data Mask section for more information.
  - 7. FSP-WR determines which frequency set point registers are accessed with MRW and MRR commands for the following functions such as V<sub>REF(CA)</sub> setting, V<sub>REF(CA)</sub> range,  $V_{REF(DO)}$  setting,  $V_{REF(DO)}$  range. For more information, refer to Frequency Set Point section.
  - 8. FSP-OP determines which frequency set point register values are currently used to specify device operation for the following functions such as  $V_{RFF(CA)}$  setting,  $V_{RFF(CA)}$  range,  $V_{REF(DO)}$  setting,  $V_{REF(DO)}$  range. For more information, refer to Frequency Set Point sec-



### **Table 248: Mode Register 14 (MA[5:0] = 0Eh)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU	VR <sub>DQ</sub>			$V_{REF}$	(DQ)		

### **Table 249: MR14 Op-Code Bit Definition**

Feature	Туре	OP	Definition	Notes
V <sub>REF(DQ)</sub>	Read/	OP[5:0]	000000b–110010b: See V <sub>REF</sub> Settings table	1–3, 5, 6
V <sub>REF(DQ)</sub> setting	Write		All others: Reserved	
VR <sub>DQ</sub>		OP[6]	0b: V <sub>REF(DQ)</sub> range[0] enabled	1, 2, 4–6
V <sub>REF(DQ)</sub> range			1b: V <sub>REF(DQ)</sub> range[1] enabled (default)	

- Notes: 1. This register controls the V<sub>REF(DQ)</sub> levels for frequency set point[1:0]. Values from either VR<sub>DO</sub> (vendor defined) or VR<sub>DO</sub> (vendor defined) may be selected by setting OP[6] appropriately.
  - 2. A read (MRR) to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ shall be set to 0. See the MRR Operation section.
  - 3. A write to OP[5:0] sets the internal  $V_{REF(DQ)}$  level for FSP[0] when MR13 OP[6] = 0b, or sets FSP[1] when MR13 OP[6] = 1b. The time required for  $V_{REF(DO)}$  to reach the set level depends on the step size from the current level to the new level. See the V<sub>RFF(DO)</sub> training section.
  - 4. A write to OP[6] switches the device between two internal V<sub>REF(DQ)</sub> ranges. The range (range[0] or range[1]) must be selected when setting the V<sub>REF(DO)</sub> register. The value, once set, will be retained until overwritten, or until the next power-on or reset event.
  - 5. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
  - 6. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, for example, the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.



# Table 250: V<sub>REF</sub> Setting for Range[0] and Range[1]

Notes 1-3 apply to entire table

		Range[0	] Values	Range	[1] Values
		V <sub>REF(CA)</sub> (% of V <sub>DD2</sub> )		V <sub>REF(CA)</sub> (% of V <sub>DD2</sub> )	
Function	OP	V <sub>REF(DQ)</sub> (% of V <sub>DDQ</sub> )		V <sub>REF(DQ)</sub> (% of V <sub>DDQ</sub> )	
V <sub>REF</sub> setting	OP[5:0]	000000b: 10.0%	011010b: 20.4%	000000b: 22.0%	011010b: 32.4%
for MR12		000001b: 10.4%	011011b: 20.8%	000001b: 22.4%	011011b: 32.8%
and MR14		000010b: 10.8%	011100b: 21.2%	000010b: 22.8%	011100b: 33.2%
		000011b: 11.2%	011101b: 21.6%	000011b: 23.2%	011101b: 33.6%
		000100b: 11.6%	011110b: 22.0%	000100b: 23.6%	011110b: 34.0%
		000101b: 12.0%	011111b: 22.4%	000101b: 24.0%	011111b: 34.4%
		000110b: 12.4%	100000b: 22.8%	000110b: 24.4%	100000b: 34.8%
		000111b: 12.8%	100001b: 23.2%	000111b: 24.8%	100001b: 35.2%
		001000b: 13.2%	100010b: 23.6%	001000b: 25.2%	100010b: 35.6%
		001001b: 13.6%	100011b: 24.0%	001001b: 25.6%	100011b: 36.0%
		001010b: 14.0%	100100b: 24.4%	001010b: 26.0%	100100b: 36.4%
		001011b: 14.4%	100101b: 24.8%	001011b: 26.4%	100101b: 36.8%
		001100b: 14.8%	100110b: 25.2%	001100b: 26.8%	100110b: 37.2%
		001101b: 15.2%	100111b: 25.6%	001101b: 27.2% de- fault	100111b: 37.6%
		001110b: 15.6%	101000b: 26.0%	001110b: 27.6%	101000b: 38.0%
		001111b: 16.0%	101001b: 26.4%	001111b: 28.0%	101001b: 38.4%
		010000b: 16.4%	101010b: 26.8%	010000b: 28.4%	101010b: 38.8%
		010001b: 16.8%	101011b: 27.2%	010001b: 28.8%	101011b: 39.2%
		010010b: 17.2%	101100b: 27.6%	010010b: 29.2%	101100b: 39.6%
		010011b: 17.6%	101101b: 28.0%	010011b: 29.6%	101101b: 40.0%
		010100b: 18.0%	101110b: 28.4%	010100b: 30.0%	101110b: 40.4%
		010101b: 18.4%	101111b: 28.8%	010101b: 30.4%	101111b: 40.8%
		010110b: 18.8%	110000b: 29.2%	010110b: 30.8%	110000b: 41.2%
		010111b: 19.2%	110001b: 29.6%	010111b: 31.2%	110001b: 41.6%
		011000b: 19.6%	110010b: 30.0%	011000b: 31.6%	110010b: 42.0%
		011001b: 20.0%	All others: Reserved	011001b: 32.0%	All others: Reserved

- Notes: 1. These values may be used for MR14 OP[5:0] and MR12 OP[5:0] to set the V<sub>REF(CA)</sub> or  $V_{REF(DO)}$  levels in the device.
  - 2. The range may be selected in each of the MR14 or MR12 registers by setting OP[6] appropriately.
  - 3. Each of the MR14 or MR12 registers represents either FSP[0] or FSP[1]. Two frequency set points each for CA and DQ are provided to allow for faster switching between terminated and unterminated operation or between different high-frequency settings, which may use different terminations values.



### Table 251: MR15 Register Information (MA[5:0] = 0Fh)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
		Lower-	byte invert regi	ster for DQ calil	oration		

### **Table 252: MR15 Op-code Bit Definition**

Feature	Туре	OP	Definition	Notes
Lower-byte invert for DQ calibration	Write-only	OP[7:0]	The following values may be written for any operand OP[7:0] and will be applied to the corresponding DQ locations DQ[7:0] within a byte lane 0b: Do not invert	1–3
			1b: Invert the DQ calibration patterns in MR32 and MR40 Default value for OP[7:0] = 55h	

- Notes: 1. This register will invert the DQ calibration pattern found in MR32 and MR40 for any single DQ or any combination of DQ. Example: If MR15 OP[7:0] = 00010101b, then the DQ calibration patterns transmitted on DQ[7, 6, 5, 3, 1] will not be inverted, but the DQ calibration patterns transmitted on DQ[4, 2, 0] will be inverted.
  - 2. DM[0] is not inverted and always transmits the "true" data contained in MR32 and MR40.
  - 3. No DATA BUS INVERSION (DBI) function is enacted during read DQ calibration, even if DBI is enabled in MR3-OP[6].

### **Table 253: MR15 Invert Register Pin Mapping**

PIN	DQ0	DQ1	DQ2	DQ3	DMIO	DQ4	DQ5	DQ6	DQ7
MR15	OP0	OP1	OP2	OP3	No invert	OP4	OP5	OP6	OP7

# Table 254: MR16 PASR Bank Mask (MA[5:0] = 010h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			PASR ba	nk mask			

# **Table 255: MR16 Op-Code Bit Definitions**

Feature	Туре	OP	Definition
Bank[7:0] mask	Write-only	OP[7:0]	0b: Bank refresh enabled (default)
			1b: Bank refresh disabled

OP[n]	Bank Mask	8-Bank SDRAM
0	xxxxxxx1	Bank 0
1	xxxxxx1x	Bank 1



OP[n]	Bank Mask	8-Bank SDRAM
2	xxxxx1xx	Bank 2
3	xxxx1xxx	Bank 3
4	xxx1xxxx	Bank 4
5	xx1xxxxx	Bank 5
6	x1xxxxxx	Bank 6
7	1xxxxxxx	Bank 7

- Notes: 1. When a mask bit is asserted (OP[n] = 1), refresh to that bank is disabled.
  - 2. PASR bank masking is on a per-channel basis; the two channels on the die may have different bank masking in dual-channel devices.

# Table 256: MR17 PASR Segment Mask (MA[5:0] = 11h)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
			PASR segn	nent mask			

### **Table 257: MR17 PASR Segment Mask Definitions**

Feature	Туре	OP	Definition
Segment[7:0] mask	Write-only	OP[7:0]	0b: Segment refresh enabled (default)
			1b: Segment refresh disabled

### **Table 258: MR17 PASR Segment Mask**

				Density (per channel)							
		Segment	1Gb	2Gb	3Gb	4Gb	6Gb	8Gb	12Gb	16Gb	
Segment	OP	Mask	R[12:10]	R[13:11]	R[14:12]	R[14:12]	R[15:13]	R[15:13]	R[16:14]	R[16:14]	
0	0	XXXXXXX1				00	0b				
1	1	XXXXXX1X				00	1b				
2	2	XXXXX1XX				01	0b				
3	3	XXXX1XXX				01	1b				
4	4	XXX1XXXX				10	0b				
5	5	XX1XXXXX				10	1b				
6	6	X1XXXXXX	110b	110b	Not	110b	Not	110b	Not	110b	
7	7	1XXXXXXX	111b	111b	allowed	111b	allowed	111b	allowed	111b	

- Notes: 1. This table indicates the range of row addresses in each masked segment. "X" is "Don't Care" for a particular segment.
  - 2. PASR segment-masking is on a per-channel basis. The two channels on the die may have different segment masking in dual-channel devices.
  - 3. For 3Gb, 6Gb, and 12Gb density per channel, OP[7:6] must always be LOW (= 00b).



# Table 259: MR18 Register Information (MA[5:0] = 12h)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
			DQS oscillato	or count - LSB			

#### **Table 260: MR18 LSB DQS Oscillator Count**

Notes 1–3 apply to entire table

Function	Туре	OP	Definition
DQS oscillator count (WR training DQS oscillator)	Read-only	OP[7:0]	0h–FFh LSB DRAM DQS oscillator count

- Notes: 1. MR18 reports the LSB bits of the DRAM DQS oscillator count. The DRAM DQS oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.
  - 2. Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS oscillator count.
  - 3. The value in this register is reset each time an MPC command is issued to start in the DQS oscillator counter.

### Table 261: MR19 Register Information (MA[5:0] = 13h)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
			DQS oscillato	r count – MSB			

#### **Table 262: MR19 DQS Oscillator Count**

Notes 1-3 apply to the entire table

Function	Туре	OP	Definition
DQS oscillator count – MSB (WR training DQS oscil- lator)	Read-only	OP[7:0]	0h–FFh MSB DRAM DQS oscillator count

- Notes: 1. MR19 reports the MSB bits of the DRAM DQS oscillator count. The DRAM DQS oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.
  - 2. Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS oscillator count.
  - 3. A new MPC[START DQS OSCILLATOR] should be issued to reset the contents of MR18/ MR19.



### Table 263: MR20 Register Information (MA[5:0] = 14h)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	ОР0
		Upper-	byte invert regi	ster for DQ calil	oration		

### **Table 264: MR20 Register Information**

Notes 1-3 apply to entire table

is to a sperif to entire tubic							
Function	Туре	OP	Definition				
Upper-byte invert for DQ calibration	Write-only	OP[7:0]	The following values may be written for any operand OP[7:0] and will be applied to the corresponding DQ locations DQ[15:8] within a byte lane				
			0b: Do not invert				
			1b: Invert the DQ calibration patterns in MR32 and MR40				
			Default value for OP[7:0] = 55h				

- Notes: 1. This register will invert the DQ calibration pattern found in MR32 and MR40 for any single DQ or any combination of DQ. For example, if MR20 OP[7:0] = 00010101b, the DQ calibration patterns transmitted on DQ[15, 14, 13, 11, 9] will not be inverted, but the DQ calibration patterns transmitted on DQ[12, 10, 8] will be inverted.
  - 2. DM[1] is not inverted and always transmits the true data contained in MR32 and MR40.
  - 3. No DATA BUS INVERSION (DBI) function is enacted during read DQ calibration, even if DBI is enabled in MR3 OP[6].

### Table 265: MR20 Invert Register Pin Mapping

Pin	DQ8	DQ9	DQ10	DQ11	DMI1	DQ12	DQ13	DQ14	DQ15
MR20	OP0	OP1	OP2	OP3	No invert	OP4	OP5	OP6	OP7

## Table 266: MR21 Register Information (MA[5:0] = 15h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			RF	U			

### Table 267: MR22 Register Information (MA[5:0] = 16h)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
ODTD fo	or x8_2ch	ODTD-CA	ODTE-CS	ODTE-CK		SOC ODT	



# **Table 268: MR22 Register Information**

Function	Туре	OP	Data	Notes
SOC ODT (controller ODT val-	Write-only	OP[2:0]	000b: Disable (default)	1, 2, 3
ue for V <sub>OH</sub> calibration)			001b: R <sub>ZQ</sub> /1	
			010b: R <sub>ZQ</sub> /2	
			011b: R <sub>ZQ</sub> /3	
			100b: R <sub>ZQ</sub> /4	
			101b: R <sub>ZQ</sub> /5	
			110b: R <sub>ZQ</sub> /6	
			111b: RFU	
ODTE-CK (CK ODT enabled	Write-only	OP[3]	0b: ODT-CK override disabled (default)	2, 3, 4, 6, 8
for non-terminating rank)			1b: ODT-CK override enabled	
ODTE-CS (CS ODT enabled for	Write-only	OP[4]	0b: ODT-CS override disabled (default)	2, 3, 5, 6, 8
non-terminating rank)			1b: ODT-CS override enabled	
ODTD-CA (CA ODT termina-	Write-only	OP[5]	0b: CA ODT obeys ODT_CA bond pad (default)	2, 3, 6, 7, 8
tion disable)			1b: CA ODT disabled	
ODTD for x8_2ch (Byte) mode	Write-only	OP[7:6]	See Byte Mode section	

- Notes: 1. All values are typical.
  - 2. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command or read from with an MRR command to this address.
  - 3. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point determined by the state of the FSP-OP bit (MR13) OP[7]). The values in the registers for the inactive set point will be ignored by the device and may be changed without affecting device operation.
  - 4. When OP[3] = 1 the CK signals will be terminated to the value set by MR11 OP[6:4] regardless of the state of the ODT\_CA bond pad. This overrides the ODT\_CA bond pad for configurations where CA is shared by two or more devices but CK is not, enabling CK to terminate on all devices.
  - 5. When OP[4] = 1 the CS signal will be terminated to the value set by MR11 OP[6:4] regardless of the state of the ODT\_CA bond pad. This overrides the ODT\_CA bond pad for configurations where CA is shared by two or more devices but CS is not, enabling CS to terminate on all devices.
  - 6. For system configurations where the CK, CS, and CA signals are shared between packages, the package design should provide for the ODT CA ball to be bonded on the system board outside of the memory package. This provides the necessary control of the ODT function for all die with shared command bus signals.
  - 7. When OP[5] = 0, CA[5:0] will terminate when the ODT\_CA bond pad is HIGH and MR11 OP[6:4] is valid and disable termination when ODT\_CA is LOW or MR11 OP[6:4] is disabled. When OP[5] = 1, termination for CA[5:0] is disabled regardless of the state of the ODT CA bond pad or MR11 OP[6:4].
  - 8. To ensure proper operation in a multi-rank configuration, when CA, CK or CS ODT is enabled via MR11 OP[6:4] and also via MR22 or ODT\_CA pad setting, the rank providing ODT will continue to terminate the command bus in all DRAM states including Active, Self-refresh, Self-refresh Power-down, Active Power-down and Precharge Power-down.



### Table 269: MR23 Register Information (MA[5:0] = 17h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
		DO	QS interval time	r run-time settir	ng		

### **Table 270: MR23 Register Information**

Notes 1-2 apply to entire table

Function	Туре	OP	Data
DQS interval timer run-	Write-only	OP[7:0]	00000000b: Disabled (default)
time			00000001b: DQS timer stops automatically at the 16 <sup>th</sup> clock after timer start
			00000010b: DQS timer stops automatically at the 32 <sup>nd</sup> clock after timer start
			00000011b: DQS timer stops automatically at the 48 <sup>th</sup> clock after timer start
			00000100b: DQS timer stops automatically at the 64 <sup>th</sup> clock after timer start
			Through
			00111111b: DQS timer stops automatically at the $(63 \times 16)^{th}$ clock after timer start
			01XXXXXXb: DQS timer stops automatically at the 2048 <sup>th</sup> clock after timer start
			10XXXXXXb: DQS timer stops automatically at the 4096 <sup>th</sup> clock after timer start
			11XXXXXXb: DQS timer stops automatically at the 8192 <sup>nd</sup> clock after timer start

- Notes: 1. MPC command with OP[6:0] = 1001101b (STOP DQS INTERVAL OSCILLATOR) stops the DQS interval timer in the case of MR23 OP[7:0] = 00000000b.
  - 2. MPC command with OP[6:0] = 1001101b (STOP DQS INTERVAL OSCILLATOR) is illegal with valid nonzero values in MR23 OP[7:0].

### Table 271: MR24 Register Information (MA[5:0] = 18h) when MR0 OP[2] = 0b

OP7	OP6	OP5	OP4	OP3	OP2	OP1	ОР0
TRR mode		TRR mode BAn		Unlimited MAC		MAC value	



# Table 272: MR24 Register Information when MR0 OP[2] = 0b

Function	Туре	OP	Data	Notes
MAC value	Read	OP[2:0]	000b: Unknown (OP[3] = 0) or unlimited (OP[3] = 1)	1
			001b: 700K	
			010b: 600K	
			011b: 500K	
			100b: 400K	
			101b: 300K	
			110b: 200K	
			111b: Reserved	
Unlimited MAC	Read	OP[3]	0b: OP[2:0] defines the MAC value	2
			1b: Unlimited MAC value	
TRR mode BAn	Write	OP[6:4]	000b: Bank 0	
			001b: Bank 1	
			010b: Bank 2	
			011b: Bank 3	
			100b: Bank 4	
			101b: Bank 5	
			110b: Bank 6	
			111b: Bank 7	
TRR mode	Write	OP[7]	0b: Disabled (default)	
			1b: Enabled	

- Notes: 1. OP[2:0] = 000b Unknown means that the device is not tested for <sup>t</sup>MAC and pass/fail values are unknown. OP[2:0] = 000b Unlimited means that there is no restriction on the number of activates between refresh windows. However, specific attempts to by-pass TRR may result in data disturb.
  - 2. When OP[3] = 1b, MR24 OP[2:0] set to 000b.

### Table 273: MR24 Register Information (MA[5:0] = 18h) when MR0 OP[2] = 1b

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
RAAI	MMT			RAAIMT		RFM	

# Table 274: MR24 Register Information when MR0 OP[2] = 1b

Function	Туре	OP	Data	Notes
RFM (RFM required)	Read	OP[0]	0b: RFM not required	1
			1b: RFM required	



### Table 274: MR24 Register Information when MR0 OP[2] = 1b (Continued)

Function	Туре	OP	Data	Notes
RAAIMT (Rolling ac-	Read	OP[5:1]	00000b: Invalid	1
cumulated ACT initial			00001b: 8	
management threshold)			00010b: 16	
			11110b: 240	
			11111b: 248	
RAAMMT (Rolling ac-	Read	OP[7:6]	00b: 2X	1
cumulated ACT maxi-			01b: 4X	
mum management			10b: 6X	
threshold)			11b: 8X	

Note: 1. Vendor programmed.

# Table 275: MR25 Register Information (MA[5:0] = 19h)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
Bank 7	Bank 6	Bank 5	Bank 4	Bank 3	Bank 2	Bank 1	Bank 0

# **Table 276: MR25 Register Information**

Function	Туре	OP	Data		
PPR resources	Read-only	OP[7:0]	0b: PPR resource is not available		
			1b: PPR resource is available		

Note: 1. When OP[n] = 0, there is no PPR resource available for that bank. When OP[n] = 1, there is a PPR resource available for that bank, and PPR can be initiated by the controller.

### Table 277: MR26:29 Register Information (MA[5:0] = 1Ah-1Dh)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			Reserved fo	r future use			

### Table 278: MR30 Register Information (MA[5:0] = 1Eh)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			Valid	0 or 1			



### **Table 279: MR30 Register Information**

Function	Туре	OP	Data
SDRAM will ignore	Write-only	OP[7:0]	Don't care

1. This register is reserved for testing purposes. The logical data values written to OP[7:0] will have no effect on SDRAM operation; however, timings need to be observed as for any other MR access command.

### Table 280: MR31 Register Information (MA[5:0] = 1Fh)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
			Reserved fo	r future use			

# Table 281: MR32 Register Information (MA[5:0] = 20h)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
		DQ c	alibration patte	ern A (default =	5Ah)		

### **Table 282: MR32 Register Information**

Function	Туре	OP	Data	Notes
Return DQ calibration pattern MR32 + MR40			Xb: An MPC command issued with OP[6:0] = 1000011b causes the device to return the DQ calibration pattern contained in this register and (followed by) the contents of MR40. A default pattern 5Ah is loaded at power-up or reset, or the pattern may be overwritten with a MRW to	1, 2, 3
			this register. The contents of MR15 and MR20 will invert the MR32/MR40 data pattern for a given DQ (see MR15/MR20 for more information).	

- Notes: 1. The patterns contained in MR32 and MR40 are transmitted on DQ[15:0] and DMI[1:0] when read DQ calibration is initiated via an MPC command. The pattern is transmitted serially on each data lane and organized little endian such that the low-order bit in a byte is transmitted first. If the data pattern is 27H, the first bit transmitted is a 1 followed by 1, 1, 0, 0, 1, 0, and 0. The bit stream will be 00100111.
  - 2. MR15 and MR20 may be used to invert the MR32/MR40 data pattern on the DQ pins. See MR15 and MR20 for more information. Data is never inverted on the DMI[1:0] pins.
  - 3. The data pattern is not transmitted on the DMI[1:0] pins if DBI-RD is disabled via MR3
  - 4. No DATA BUS INVERSION (DBI) function is enacted during read DQ calibration, even if DBI is enabled in MR3 OP[6].



### Table 283: MR33:35 Register Information (MA[5:0] = 21h-23h)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
			Do no	ot use			

### Table 284: MR36 Register Information (MA[5:0] = 24h)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
		RF	·U			RAA	ADEC

# **Table 285: MR36 Register Information**

Feature	Туре	OP	Data	Notes
RAADEC (RAA count multi-	Read	OP[1:0]	00b: x1	1
plier per RFM command)			01b: x1.5	
			10b: x2	
			11b: RFU	

Note: 1. OP[1:0] RAADEC bits are valid only when MR0 OP[2] (RFM support) = 1.

### **Table 286: MR37:38 Register Information (MA[5:0] = 25h-26h)**

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
			Do no	ot use			

### Table 287: MR39 Register Information (MA[5:0] = 27h)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
			Valid	0 or 1			

# **Table 288: MR39 Register Information**

Function	Туре	OP	Data
SDRAM will ignore	Write-only	OP[7:0]	Don't care

Note: 1. This register is reserved for testing purposes. The logical data values written to OP[7:0] will have no effect on SDRAM operation; however, timings need to be observed as for any other MR access command.

## Table 289: MR40 Register Information (MA[5:0] = 28h)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
		DQ c	alibration patte	ern B (default =	3Ch)		



### **Table 290: MR40 Register Information**

Function	Туре	OP	Data	Notes
Return DQ calibration pattern	Write-only	OP[7:0]	Xb: A default pattern 3Ch is loaded at power-up	1, 2, 3
MR32 + MR40			or reset, or the pattern may be overwritten with	
			a MRW to this register. See MR32 for more infor-	
			mation.	

- Notes: 1. The pattern contained in MR40 is concatenated to the end of MR32 and transmitted on DQ[15:0] and DMI[1:0] when read DQ calibration is initiated via an MPC command. The pattern is transmitted serially on each data lane and organized little endian such that the low-order bit in a byte is transmitted first. If the data pattern in MR40 is 27H, the first bit transmitted will be a 1, followed by 1, 1, 0, 0, 1, 0, and 0. The bit stream will be 00100111.
  - 2. MR15 and MR20 may be used to invert the MR32/MR40 data patterns on the DQ pins. See MR15 and MR20 for more information. Data is never inverted on the DMI[1:0] pins.
  - 3. The data pattern is not transmitted on the DMI[1:0] pins if DBI-RD is disabled via MR3
  - 4. No DATA BUS INVERSION (DBI) function is enacted during read DQ calibration, even if DBI is enabled in MR3 OP[6].

### Table 291: MR41:47 Register Information (MA[5:0] = 29h-2Fh)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
			Do no	ot use			

### Table 292: MR48:63 Register Information (MA[5:0] = 30h-3Fh)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			Reserved fo	r future use			




# **Burst READ Operation**

A burst READ command is initiated with CKE, CS, and CA[5:0] asserted to the proper state on the rising edge of CK, as defined by the Command Truth Table. The command address bus inputs determine the starting column address for the burst. The two low-order address bits are not transmitted on the CA bus and are implied to be 0; therefore, the starting burst address is always a multiple of four (that is, 0x0, 0x4, 0x8, 0xC).

The READ latency (RL) is defined from the last rising edge of the clock that completes a READ command (for example, the second rising edge of the CAS-2 command) to the rising edge of the clock from which the  $^tDQSCK$  delay is measured. The first valid data is available RL  $\times$   $^tCK$  +  $^tDQSCK$  +  $^tDQSQ$  after the rising edge of clock that completes a READ command.

The data strobe output is driven <sup>t</sup>RPRE before the first valid rising strobe edge. The first data bit of the burst is synchronized with the first valid (post-preamble) rising edge of the data strobe. Each subsequent data-out appears on each DQ pin, edge-aligned with the data strobe. At the end of a burst, the DQS signals are driven for another half cycle postamble, or for a 1.5-cycle postamble if the programmable postamble bit is set in the mode register. The RL is programmed in the mode registers. Pin timings for the data strobe are measured relative to the cross-point of DQS t and DQS c.


#### Figure 175: Burst Read Timing



- Notes: 1. BL = 32 for column n, BL = 16 for column m, RL = 14, Preamble = Toggle, Postamble = 0.5nCK, DQ/DQS:  $V_{SSQ}$  termination.
  - 2.  $D_{OUT} n/m = data-out from column n and column m.$
  - 3. DES commands are shown for ease of illustration; other commands may be valid at these times.




Figure 176: Burst Read Followed by Burst Write or Burst Mask Write



Notes: 1. BL = 16, Read preamble = Toggle, Read postamble = 0.5nCK, Write preamble = 2nCK, Write postamble = 0.5nCK, DQ/DQS:  $V_{SSQ}$  termination.

- 2.  $D_{OUT} n = data-out$  from column n and  $D_{IN} n = data-in$  to column n.
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.

**Figure 177: Seamless Burst Read** 




Notes: 1. BL = 16,  $^{\dagger}$ CCD = 8, Preamble = Toggle, Postamble = 0.5nCK, DQ/DQS:  $V_{SSO}$  termination.

- 2.  $D_{OUT} n/m = data-out from column n and column m$ .
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.



#### **Read Timing**

### Figure 178: Read Timing



Notes:

- 1. BL = 16, Preamble = Toggling, Postamble = 0.5nCK.
- 2. DQS, DQ, and DMI terminated V<sub>SSO</sub>.
- 3. Output driver does not turn on before an endpoint of <sup>t</sup>LZ(DQS) and <sup>t</sup>LZ(DQ).
- 4. Output driver does not turn off before an endpoint of <sup>t</sup>HZ(DQS) and <sup>t</sup>HZ(DQ).

# <sup>t</sup>LZ(DQS), <sup>t</sup>LZ(DQ), <sup>t</sup>HZ(DQS), <sup>t</sup>HZ(DQ) Calculation


'HZ and 'LZ transitions occur in the same time window as valid data transitions. These parameters are referenced to a specific voltage level that specifies when the device output is no longer driving 'HZ(DQS) and 'HZ(DQ), or begins driving 'LZ(DQS) and 'LZ(DQ). This section shows a method to calculate the point when the device is no longer driving 'HZ(DQS) and 'HZ(DQ), or begins driving 'LZ(DQS) and 'LZ(DQ), by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. The parameters 'LZ(DQS), 'LZ(DQ), 'HZ(DQS), and 'HZ(DQ) are defined as single ended.



# <sup>t</sup>LZ(DQS) and <sup>t</sup>HZ(DQS) Calculation for ATE (Automatic Test Equipment)

### Figure 179: tLZ(DQS) Method for Calculating Transitions and Endpoint

CK\_t - CK\_c crossing at the second CAS-2 of READ command




Notes: 1. Conditions for calibration: Pull down driver  $R_{ON} = 40$  ohms,  $V_{OH} = V_{DDQ}/3$ .

- 2. Termination condition for DQS\_t and DQS\_C = 50 ohms to  $V_{SSO}$ .
- 3. The  $V_{OH}$  level depends on MR22 OP[2:0] and MR3 OP[0] settings as well as device tolerances. Use the actual  $V_{OH}$  value for  ${}^tHZ$  and  ${}^tLZ$  measurements.

### Figure 180: <sup>t</sup>HZ(DQS) Method for Calculating Transitions and Endpoint

CK\_t - CK\_c crossing at the second CAS-2 of READ command



Notes: 1. Conditions for calibration: Pull down driver  $R_{ON} = 40$  ohms,  $V_{OH} = V_{DDQ}/3$ .

2. Termination condition for DQS\_t and DQS\_C = 50 ohms to  $V_{SSQ}$ .



3. The V<sub>OH</sub> level depends on MR22 OP[2:0] and MR3 OP[0] settings as well as device tolerances. Use the actual V<sub>OH</sub> value for <sup>t</sup>HZ and <sup>t</sup>LZ measurements.


Table 293: Reference Voltage for tLZ(DQS), tHZ(DQS) Timing Measurements

Measured Parameter	Measured Parameter Symbol	Vsw1	Vsw2	Unit
DQS_c Low-Z time from CK_t, CK_c	<sup>t</sup> LZ(DQS)	0.4 × V <sub>OH</sub>	0.6 × V <sub>OH</sub>	V
DQS_c High-Z time from CK_t, CK_c	<sup>t</sup> HZ(DQS)	0.4 × V <sub>OH</sub>	0.6 × V <sub>OH</sub>	

# <sup>t</sup>LZ(DQ) and <sup>t</sup>HZ(DQ) Calculation for ATE (Automatic Test Equipment)

# Figure 181: tLZ(DQ) Method for Calculating Transitions and Endpoint

CK\_t - CK\_c crossing at the second CAS-2 of READ command




- Notes: 1. Conditions for calibration: Pull down driver  $R_{ON} = 40$  ohms,  $V_{OH} = V_{DDQ}/3$ .
  - 2. Termination condition for DQ and DMI = 50 ohms to  $V_{SSO}$ .
  - 3. The V<sub>OH</sub> level depends on MR22 OP[2:0] and MR3 OP[0] settings as well as device tolerances. Use the actual V<sub>OH</sub> value for <sup>t</sup>HZ and <sup>t</sup>LZ measurements.



### Figure 182: <sup>t</sup>HZ(DQ) Method for Calculating Transitions and Endpoint

CK\_t - CK\_c crossing at the second CAS-2 of READ command



Notes: 1. Conditions for calibration: Pull down driver  $R_{ON} = 40$  ohms,  $V_{OH} = V_{DDQ}/3$ .

- 2. Termination condition for DQ and DMI = 50 ohms to  $V_{SSO}$ .
- 3. The  $V_{OH}$  level depends on MR22 OP[2:0] and MR3 OP[0] settings as well as device tolerances. Use the actual  $V_{OH}$  value for  ${}^tHZ$  and  ${}^tLZ$  measurements.

Table 294: Reference Voltage for <sup>t</sup>LZ(DQ), <sup>t</sup>HZ(DQ) Timing Measurements

Measured Parameter	Measured Parameter Symbol	Vsw1	Vsw2	Unit
DQ Low-Z time from CK_t, CK_c	<sup>t</sup> LZ(DQ)	0.4 × V <sub>OH</sub>	0.6 × V <sub>OH</sub>	V
DQ High-Z time from CK_t, CK_c	<sup>t</sup> HZ(DQ)	0.4 × V <sub>OH</sub>	0.6 × V <sub>OH</sub>	




# **V<sub>REF</sub> Training**

# **V<sub>REF(CA)</sub>** Training

The device's internal  $V_{REF(CA)}$  specification parameters are operating voltage range, step size,  $V_{REF}$  step time,  $V_{REF}$  full-range step time, and  $V_{REF}$  valid level.

The voltage operating range specifies the minimum required  $V_{REF}$  setting range for LPDDR4 devices. The minimum range is defined by  $V_{REE,max}$  and  $V_{REE,min}$ .

Figure 183: V<sub>REF</sub> Operating Range (V<sub>REF,max</sub>, V<sub>REF,min</sub>)




The  $V_{REF}$  step size is defined as the step size between adjacent steps. However, for a given design, the device has one value for  $V_{REF}$  step size that falls within the given range.

The  $V_{REF}$  set tolerance is the variation in the  $V_{REF}$  voltage from the ideal setting. This accounts for accumulated error over multiple steps. There are two ranges for  $V_{REF}$  set tolerance uncertainty. The range of  $V_{REF}$  set tolerance uncertainty is a function of the number of steps n.

The  $V_{REF}$  set tolerance is measured with respect to the ideal line that is based on the two endpoints, where the endpoints are at the minimum and maximum  $V_{REF}$  values for a specified range.



Figure 184: V<sub>REF</sub> Set-Point Tolerance and Step Size



The  $V_{REF}$  increment/decrement step times are defined by  ${}^tV_{REF}$ \_TIME-SHORT,  ${}^tV_{REF}$ \_TIME-MIDDLE, and  ${}^tV_{REF}$ \_TIME-LONG. The parameters are defined from TS to TE as shown below, where TE is referenced to when the  $V_{REF}$  voltage is at the final DC level within the  $V_{REF}$  valid tolerance ( $V_{REEval-tol}$ ).

The  $V_{REF}$  valid level is defined by  $V_{REF,val\_tol}$  to qualify the step time TE (see the following figures). This parameter is used to ensure an adequate RC time constant behavior of the voltage level change after any  $V_{REF}$  increment/decrement adjustment. This parameter is only applicable for LPDDR4 component level validation/characterization.

 ${}^{t}V_{REF}$ \_TIME-SHORT is for a single step size increment/decrement change in the  $V_{REF}$  voltage.

 $^{t}V_{REF}$ \_TIME-MIDDLE is at least two stepsizes increment/decrement change within the same  $V_{REF}$ (CA) range in  $V_{REF}$  voltage.


 $^tV_{REF\_}TIME\text{-LONG}$  is the time including up to  $V_{REE,min}$  to  $V_{REE,max}$  or  $V_{REE,max}$  to  $V_{REE,min}$  change across the  $V_{REF(CA)}$  range in  $V_{REF}$  voltage.

TS is referenced to MRW command clock.

TE is referenced to  $V_{REF\ val\ tol}$ .



Figure 185: <sup>t</sup>V<sub>ref</sub> for Short, Middle, and Long Timing Diagram



The MRW command to the mode register bits are as follows;

MR12 OP[5:0] :  $V_{REF(CA)}$  Setting

MR12 OP[6]: V<sub>REF(CA)</sub> Range

The minimum time required between two  $V_{REF}$  MRW commands is  ${}^t\!V_{REF}$ \_TIME-SHORT for a single step and  ${}^t\!V_{REF}$ \_TIME-MIDDLE for a full voltage range step.

Figure 186: V<sub>REF(CA)</sub> Single-Step Increment






Figure 187: V<sub>REF(CA)</sub> Single-Step Decrement




Figure 188: V<sub>REF(CA)</sub> Full Step from V<sub>REF,min</sub> to V<sub>REF,max</sub>





Figure 189:  $V_{REF(CA)}$  Full Step from  $V_{REF,max}$  to  $V_{REF,min}$ 



The following table contains the CA internal  $V_{\text{REF}}$  specification that will be characterized at the component level for compliance.



# Table 295: Internal V<sub>REF(CA)</sub> Specifications

Symbol	Parameter	Min	Тур	Max	Unit	Notes
V <sub>REF(CA),max_r0</sub>	V <sub>REF(CA)</sub> range-0 MAX operating point	-	_	30%	V <sub>DD2</sub>	1, 11
V <sub>REF(CA),min_r0</sub>	V <sub>REF(CA)</sub> range-0 MIN operating point	10%	_	_	V <sub>DD2</sub>	1, 11
V <sub>REF(CA),max_r1</sub>	V <sub>REF(CA)</sub> range-1 MAX operating point	_	_	42%	V <sub>DD2</sub>	1, 11
V <sub>REF(CA),min_r1</sub>	V <sub>REF(CA)</sub> range-1 MIN operating point	22%	_	_	V <sub>DD2</sub>	1, 11
V <sub>REF(CA),step</sub>	V <sub>REF(CA)</sub> step size	0.30%	0.40%	0.50%	V <sub>DD2</sub>	2
V <sub>REF(CA),set_tol</sub>	V <sub>REF(CA)</sub> set tolerance	-1.00%	0.00%	1.00%	V <sub>DD2</sub>	3, 4, 6
		-0.10%	0.00%	0.10%	V <sub>DD2</sub>	3, 5, 7
tV <sub>REF</sub> _TIME-SHORT	V <sub>REF(CA)</sub> step time	-	-	100	ns	8
tV <sub>REF</sub> _TIME-MIDDLE		_	_	200	ns	12
tV <sub>REF</sub> _TIME-LONG		_	_	250	ns	9
tV <sub>REF_time_weak</sub>		_	_	1	ms	13, 14
V <sub>REF(CA)_val_tol</sub>	V <sub>REF(CA)</sub> valid tolerance	-0.10%	0.00%	0.10%	V <sub>DD2</sub>	10

- Notes: 1.  $V_{REF(CA)}$  DC voltage referenced to  $V_{DD2(DC)}$ .
  - 2.  $V_{REF(CA)}$  step size increment/decrement range.  $V_{REF(CA)}$  at DC level.
  - 3.  $V_{REF(CA),new} = V_{REF(CA),old} + n \times V_{REF(CA),step}$ ; n = number of steps; if increment, use "+"; if decrement, use "-".
  - 4. The minimum value of  $V_{REF(CA)}$  setting tolerance =  $V_{REF(CA),new}$  1.0% ×  $V_{DD2}$ . The maximum value of  $V_{REF(CA)}$  setting tolerance =  $V_{REF(CA),new}$  + 1.0% ×  $V_{DD2}$ . For n > 4.
  - 5. The minimum value of  $V_{REF(CA)}$  setting tolerance =  $V_{REF(CA),new}$  0.10% ×  $V_{DD2}$ . The maximum value of  $V_{REF(CA)}$  setting tolerance =  $V_{REF(CA),new} + 0.10\% \times V_{DD2}$ . For n < 4.
  - 6. Measured by recording the minimum and maximum values of the V<sub>RFF(CA)</sub> output over the range, drawing a straight line between those points and comparing all other V<sub>REF(CA)</sub> output settings to that line.
  - 7. Measured by recording the minimum and maximum values of the V<sub>REF(CA)</sub> output across four consecutive steps (n = 4), drawing a straight line between those points and comparing all other V<sub>REF(CA)</sub> output settings to that line.
  - 8. Time from MRW command to increment or decrement one step size for  $V_{REF(CA)}$ .
  - 9. Time from MRW command to increment or decrement  $V_{REF,min}$  to  $V_{REF,max}$  or  $V_{REF,max}$  to  $V_{REF,min}$  change across the  $V_{REF(CA)}$  range in  $V_{REF}$  voltage.
  - 10. Only applicable for DRAM component level test/characterization purposes. Not applicable for normal mode of operation. V<sub>RFF</sub> valid is to qualify the step times which will be characterized at the component level.
  - 11. DRAM range-0 or range-1 set by MR12 OP[6].
  - 12. Time from MRW command to increment or decrement more than one step size up to a full range of  $V_{REF}$  voltage within the same  $V_{REF(CA)}$  range.
  - 13. Applies when VRCG high current mode is not enabled, specified by MR13 [OP3] = 0b.
  - 14. tV<sub>REF</sub>\_time\_weak covers all V<sub>REF</sub>(CA) range and value change conditions are applied to <sup>t</sup>V<sub>REF</sub>\_TIME-SHORT/MIDDLE/LONG.</sub>




# **V<sub>REF(DQ)</sub>** Training

The device's internal  $V_{REF(DQ)}$  specification parameters are operating voltage range, step size,  $V_{REF}$  step tolerance,  $V_{REF}$  step time and  $V_{REF}$  valid level.

The voltage operating range specifies the minimum required  $V_{REF}$  setting range for LPDDR4 devices. The minimum range is defined by  $V_{REF,max}$  and  $V_{REF,min}$ .

Figure 190: V<sub>REF</sub> Operating Range (V<sub>REF,max</sub>, V<sub>REF,min</sub>)




The  $V_{REF}$  step size is defined as the step size between adjacent steps. However, for a given design, the device has one value for  $V_{REF}$  step size that falls within the given range.

The  $V_{REF}$  set tolerance is the variation in the  $V_{REF}$  voltage from the ideal setting. This accounts for accumulated error over multiple steps. There are two ranges for  $V_{REF}$  set tolerance uncertainty. The range of  $V_{REF}$  set tolerance uncertainty is a function of the number of steps n.

The  $V_{REF}$  set tolerance is measured with respect to the ideal line that is based on the two endpoints, where the endpoints are at the minimum and maximum  $V_{REF}$  values for a specified range.



Figure 191: V<sub>REF</sub> Set Tolerance and Step Size



The  $V_{REF}$  increment/decrement step times are defined by  ${}^tV_{REF}$ \_TIME-SHORT,  ${}^tV_{REF}$ \_TIME-MIDDLE and  ${}^tV_{REF}$ \_TIME-LONG. The  ${}^tV_{REF}$ \_TIME-SHORT,  ${}^tV_{REF}$ \_TIME-MIDDLE and  ${}^tV_{REF}$ \_TIME-LONG times are defined from TS to TE in the following figure where TE is referenced to when the  $V_{REF}$  voltage is at the final DC level within the  $V_{REF}$  valid tolerance ( $V_{REFVAL\ TOL}$ ).

The  $V_{REF}$  valid level is defined by  $V_{REF,VAL\_TOL}$  to qualify the step time TE (see the figure below). This parameter is used to ensure an adequate RC time constant behavior of the voltage level change after any  $V_{REF}$  increment/decrement adjustment. This parameter is only applicable for DRAM component level validation/characterization.


 $^{t}V_{REF}$ \_TIME-SHORT is for a single step size increment/decrement change in the  $V_{REF}$  voltage.

 $^tV_{REF}$ \_TIME-MIDDLE is at least two step sizes of increment/decrement change in the  $V_{REF(DQ)}$  range in the  $V_{REF}$ voltage.

 $^tV_{REF}$ \_TIME-LONG is the time including and up to the full range of  $V_{REF}$  (MIN to MAX or MAX to MIN) across the  $V_{REF(DO)}$  range in  $V_{REF}$  voltage.



Figure 192: V<sub>REF(DO)</sub> Transition Time for Short, Middle, or Long Changes



lotes: 1. TS is referenced to MRW command clock.

2. TE is referenced to V<sub>REE,VAL TOL</sub>.

The MRW command to the mode register bits are defined as:

MR14 OP[5:0]:  $V_{REF(DO)}$  setting

MR14 OP[6]: V<sub>REF(DO)</sub> range

The minimum time required between two  $V_{REF}$  MRW commands is  ${}^tV_{REF}$ \_TIME-SHORT for a single step and  ${}^tV_{REF}$ \_TIME-MIDDLE for a full voltage range step.

Figure 193: V<sub>REF(DQ)</sub> Single-Step Size Increment






Figure 194: V<sub>REF(DQ)</sub> Single-Step Size Decrement




Figure 195:  $V_{REF,(DQ)}$  Full Step from  $V_{REF,min}$  to  $V_{REF,max}$ 





Figure 196:  $V_{REF(DQ)}$  Full Step from  $V_{REF,max}$  to  $V_{REF,min}$ 



The following table contains the DQ internal  $V_{\text{REF}}$  specification that will be characterized at the component level for compliance.



#### Table 296: Internal V<sub>REF(DO)</sub> Specifications

Symbol	Parameter	Min	Тур	Max	Unit	Notes
V <sub>REF(DQ),max_r0</sub>	V <sub>REF</sub> MAX operating point Range-0	-	-	30%	$V_{\mathrm{DDQ}}$	1, 11
V <sub>REF(DQ),min_r0</sub>	V <sub>REF</sub> MIN operating point Range-0	10%	_	-	$V_{\mathrm{DDQ}}$	1, 11
V <sub>REF(DQ),max_r1</sub>	V <sub>REF</sub> MAX operating point Range-1	-	_	42%	$V_{\mathrm{DDQ}}$	1, 11
V <sub>REF(DQ),min_r1</sub>	V <sub>REF</sub> MIN operating point Range-1	22%	_	-	$V_{\mathrm{DDQ}}$	1, 11
V <sub>REF(DQ),step</sub>	V <sub>REF(DQ)</sub> step size	0.30%	0.40%	0.50%	$V_{DDQ}$	2
V <sub>REF(DQ),set_tol</sub>	V <sub>REF(DQ)</sub> set tolerance	-1.00%	0.00%	1.00%	$V_{DDQ}$	3, 4, 6
		-0.10%	0.00%	0.10%	$V_{DDQ}$	3, 5, 7
tV <sub>REF</sub> _TIME-SHORT	V <sub>REF(DQ)</sub> step time	_	_	100	ns	8
tV <sub>REF</sub> _TIME-MIDDLE		-	-	200	ns	12
tV <sub>REF</sub> _TIME-LONG		-	-	250	ns	9
tV <sub>REF_time_weak</sub>		_	-	1	ms	13, 14
V <sub>REF(DQ),val_tol</sub>	V <sub>REF(DQ)</sub> valid tolerance	-0.10%	0.00%	0.10%	$V_{DDQ}$	10

- Notes: 1.  $V_{REF(DO)}$  DC voltage referenced to  $V_{DDO(DC)}$ .
  - 2. V<sub>REF(DO)</sub> step size increment/decrement range. V<sub>REF(DO)</sub> at DC level.
  - 3.  $V_{REF(DQ),new} = V_{REF(DQ),old} + n \times V_{REF(DQ),step}$ ; n = number of steps; if increment, use "+"; if decrement, use "-".
  - 4. The minimum value of  $V_{REF(DO)}$  setting tolerance =  $V_{REF(DO),new}$  1.0% ×  $V_{DDO}$ . The maximum value of  $V_{REF(DQ)}$  setting tolerance =  $V_{REF(DQ),new}$  + 1.0% ×  $V_{DDQ}$ . For n > 4.
  - The minimum value of V<sub>REF(DQ)</sub>setting tolerance = V<sub>REF(DQ),new</sub> 0.10% × V<sub>DDQ</sub>. The maximum value of  $V_{REF(DQ)}$  setting tolerance =  $V_{REF(DQ),new}$  + 0.10% ×  $V_{DDQ}$ . For n < 4.
  - 6. Measured by recording the minimum and maximum values of the V<sub>RFF(DO)</sub> output over the range, drawing a straight line between those points and comparing all other V<sub>REF(DQ)</sub> output settings to that line.
  - 7. Measured by recording the minimum and maximum values of the V<sub>REF(DO)</sub> output across four consecutive steps (n = 4), drawing a straight line between those points and comparing all other V<sub>REF(DO)</sub> output settings to that line.
  - 8. Time from MRW command to increment or decrement one step size for  $V_{RFF(DO)}$ .
  - 9. Time from MRW command to increment or decrement  $V_{REF,min}$  to  $V_{REF,max}$  or  $V_{REF,max}$  to  $V_{REF,min}$  change across the  $V_{REF(DQ)}$  Range in  $V_{REF(DQ)}$  Voltage.
  - 10. Only applicable for DRAM component level test/characterization purposes. Not applicable for normal mode of operation. V<sub>RFF</sub> valid is to qualify the step times which will be characterized at the component level.
  - 11. DRAM range-0 or range-1 set by MR14 OP[6].
  - 12. Time from MRW command to increment or decrement more than one step size up to a full range of  $V_{REF}$  voltage within the same  $V_{REF(DO)}$  range.
  - 13. Applies when VRCG high current mode is not enabled, specified by MR13 [OP3] = 0.
  - 14.  ${}^{t}V_{REF\_time\_weak}$  covers all  $V_{REF(DQ)}$  Range and Value change conditions are applied to <sup>t</sup>V<sub>REF</sub>\_TIME-SHOR/MIDDLE/LONG.

### **Pull-Up and Pull-Down Characteristics and Calibration**



Table 297: Pull-Down Driver Characteristics - ZQ Calibration

R <sub>ONPD</sub> ,nom	Register	Min	Nom	Max	Unit
40 ohms	R <sub>ON40PD</sub>	0.90	1.0	1.10	R <sub>ZQ</sub> /6
48 ohms	R <sub>ON48PD</sub>	0.90	1.0	1.10	R <sub>ZQ</sub> /5
60 ohms	R <sub>ON60PD</sub>	0.90	1.0	1.10	R <sub>ZQ</sub> /4
80 ohms	R <sub>ON80PD</sub>	0.90	1.0	1.10	R <sub>ZQ</sub> /3
120 ohms	R <sub>ON120PD</sub>	0.90	1.0	1.10	R <sub>ZQ</sub> /2
240 ohms	R <sub>ON240PD</sub>	0.90	1.0	1.10	R <sub>ZQ</sub> /1

Note: 1. All value are after ZQ calibration. Without ZQ calibration, R<sub>ONPD</sub> values are ±30%.

Table 298: Pull-Up Characteristics - ZQ Calibration

V <sub>OHPU</sub> ,nom	V <sub>OH</sub> ,nom	Min	Nom	Max	Unit
V <sub>DDQ</sub> /2.5	440	0.90	1.0	1.10	V <sub>OH</sub> ,nom
V <sub>DDQ</sub> /3	367	0.90	1.0	1.10	V <sub>OH</sub> ,nom

Notes: 1. All value are after ZQ calibration. Without ZQ calibration, R<sub>ONPD</sub> values are ±30%.

2.  $V_{OH}$ , nom (mV) values are based on a nominal  $V_{DDQ} = 1.1V$ .

**Table 299: Valid Calibration Points** 

		ODT Value						
V <sub>OHPU</sub>	240	120	80	60	48	40		
V <sub>DDQ</sub> /2.5	Valid	Valid	Valid	DNU	DNU	DNU		
V <sub>DDQ</sub> /3	Valid	Valid	Valid	Valid	Valid	Valid		

- Notes: 1. After the output is calibrated for a given V<sub>OH,nom</sub> calibration point, the ODT value may be changed without recalibration.
  - 2. If the V<sub>OH,nom</sub> calibration point is changed, then recalibration is required.
  - 3. DNU = Do not use.

### **On-Die Termination for the Command/Address Bus**


The on-die termination (ODT) feature allows the device to turn on/off termination resistance for CK\_t, CK\_c, CS, and CA[5:0] signals without the ODT control pin. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to turn on and off termination resistance for any target DRAM devices via the mode register setting.

A simple functional representation of the DRAM ODT feature is shown below.

#### Figure 197: ODT for CA

$$R_{TT} = \frac{V_{OUT}}{|I_{OUT}|}$$





#### **ODT Mode Register and ODT State Table**

ODT termination values are set and enabled via MR11. The CA bus (CK\_t, CK\_c, CS, CA[5:0]) ODT resistance values are set by MR11 OP[6:4]. The default state for the CA is ODT disabled.

ODT is applied on the CA bus to the CK\_t, CK\_c, CS, and CA signals. The CA ODT of the device is designed to enable one rank to terminate the entire command bus in a multirank system, so only one termination load will be present even if multiple devices are sharing the command signals. For this reason, CA ODT remains on, even when the device is in the power-down or self refresh power-down state.

The die has a bond pad (ODT CA) for multirank operations. When the ODT CA pad is LOW, the die will not terminate the CA bus regardless of the state of the mode register CA ODT bits (MR11 OP[6:4]). If, however, the ODT CA bond pad is HIGH and the mode register CA ODT bits are enabled, the die will terminate the CA bus with the ODT values found in MR11 OP[6:4]. In a multirank system, the terminating rank should be trained first, followed by the non-terminating rank(s).

**Table 300: Command Bus ODT State** 

CA ODT MR11[6:4]	ODT_CA Bond Pad	ODTD-CA MR22 OP[5]	ODTE-CK MR22 OP[3]	ODTE-CS MR22 OP[4]	ODT State for CA	ODT State for CK	ODT State for CS
Disabled <sup>1</sup>	Valid <sup>2</sup>	Valid <sup>3</sup>	Valid <sup>3</sup>	Valid <sup>3</sup>	Off	Off	Off
Valid <sup>3</sup>	0	Valid <sup>3</sup>	0	0	Off	Off	Off
Valid <sup>3</sup>	0	Valid <sup>3</sup>	0	1	Off	Off	On
Valid <sup>3</sup>	0	Valid <sup>3</sup>	1	0	Off	On	Off
Valid <sup>3</sup>	0	Valid <sup>3</sup>	1	1	Off	On	On
Valid <sup>3</sup>	1	0	Valid <sup>3</sup>	Valid <sup>3</sup>	On	On	On
Valid <sup>3</sup>	1	1	Valid <sup>3</sup>	Valid <sup>3</sup>	Off	On	On

- Notes: 1. Default value.
  - 2. Valid = H or L (a defined logic level).
  - 3. Valid = 0 or 1.
  - 4. The state of ODT\_CA is not changed when the device enters power-down mode. This maintains termination for alternate ranks in multirank systems.



#### **ODT Mode Register and ODT Characteristics**

#### Table 301: ODT DC Electrical Characteristics – up to 3200 Mb/s

 $R_{70} = 240\Omega \pm 1\%$  over entire operating range after calibration

MR11 OP[6:4]	R <sub>TT</sub>	V <sub>OUT</sub>	Min	Nom	Max	Unit	Notes
001b	240Ω	$V_{OL(DC)} = 0.1 \times V_{DD2}$	0.8	1.0	1.1	R <sub>ZQ</sub> /1	1, 2
		$V_{OM(DC)} = 0.33 \times V_{DD2}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.5 \times V_{DD2}$	0.9	1.0	1.2		
010b	120Ω	$V_{OL(DC)} = 0.1 \times V_{DD2}$	0.8	1.0	1.1	R <sub>ZQ</sub> /2	1, 2
		$V_{OM(DC)} = 0.33 \times V_{DD2}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.5 \times V_{DD2}$	0.9	1.0	1.2		
011b	80Ω	$V_{OL(DC)} = 0.1 \times V_{DD2}$	0.8	1.0	1.1	R <sub>ZQ</sub> /3	1, 2
		$V_{OM(DC)} = 0.33 \times V_{DD2}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.5 \times V_{DD2}$	0.9	1.0	1.2		
100b	60Ω	$V_{OL(DC)} = 0.1 \times V_{DD2}$	0.8	1.0	1.1	R <sub>ZQ</sub> /4	1, 2
		$V_{OM(DC)} = 0.33 \times V_{DD2}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.5 \times V_{DD2}$	0.9	1.0	1.2		
101b	48Ω	$V_{OL(DC)} = 0.1 \times V_{DD2}$	0.8	1.0	1.1	R <sub>ZQ</sub> /5	1, 2
		$V_{OM(DC)} = 0.33 \times V_{DD2}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.5 \times V_{DD2}$	0.9	1.0	1.2		
110b	40Ω	$V_{OL(DC)} = 0.1 \times V_{DD2}$	0.8	1.0	1.1	R <sub>ZQ</sub> /6	1, 2
		$V_{OM(DC)} = 0.33 \times V_{DD2}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.5 \times V_{DD2}$	0.9	1.0	1.2		
Mismatch, CA -CA within clock group		0.33 × V <sub>DD2</sub>	_	_	2	%	1, 2, 3

- Notes: 1. The tolerance limits are specified after calibration with stable temperature and voltage. To understand the behavior of the tolerance limits when voltage or temperature changes after calibration, see the section on voltage and temperature sensitivity.
  - 2. Pull-down ODT resistors are recommended to be calibrated at  $0.33 \times V_{DD2}$ . Other calibration points may be required to achieve the linearity specification shown above, for example, calibration at  $0.5 \times V_{DD2}$  and  $0.1 \times V_{DD2}$ .
  - 3. CA to CA mismatch within clock group variation for a given component including CK t, CK\_c, and CS (characterized).

CA-to-CA mismatch = 
$$\frac{R_{ODT} (MAX) - R_{ODT} (MIN)}{R_{ODT} (AVG)}$$

#### Table 302: ODT DC Electrical Characteristics - Beyond 3200 Mb/s

 $R_{70} = 240\Omega \pm 1\%$  over entire operating range after calibration

MR11 OP[6:4]	R <sub>TT</sub>	V <sub>OUT</sub>	Min	Nom	Max	Unit	Notes
001b	240Ω	$V_{OL(DC)} = 0.1 \times V_{DD2}$	0.8	1.0	1.1	R <sub>ZQ</sub> /1	1, 2
		$V_{OM(DC)} = 0.33 \times V_{DD2}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.5 \times V_{DD2}$	0.9	1.0	1.3		



#### Table 302: ODT DC Electrical Characteristics - Beyond 3200 Mb/s (Continued)

 $R_{ZO} = 240\Omega \pm 1\%$  over entire operating range after calibration

MR11 OP[6:4]	R <sub>TT</sub>	V <sub>OUT</sub>	Min	Nom	Max	Unit	Notes
010b	120Ω	$V_{OL(DC)} = 0.1 \times V_{DD2}$	0.8	1.0	1.1	R <sub>ZQ</sub> /2	1, 2
		$V_{OM(DC)} = 0.33 \times V_{DD2}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.5 \times V_{DD2}$	0.9	1.0	1.3		
011b	80Ω	$V_{OL(DC)} = 0.1 \times V_{DD2}$	0.8	1.0	1.1	R <sub>ZQ</sub> /3	1, 2
		$V_{OM(DC)} = 0.33 \times V_{DD2}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.5 \times V_{DD2}$	0.9	1.0	1.3		
100b	60Ω	$V_{OL(DC)} = 0.1 \times V_{DD2}$	0.8	1.0	1.1	R <sub>ZQ</sub> /4	1, 2
		$V_{OM(DC)} = 0.33 \times V_{DD2}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.5 \times V_{DD2}$	0.9	1.0	1.3		
101b	48Ω	$V_{OL(DC)} = 0.1 \times V_{DD2}$	0.8	1.0	1.1	R <sub>ZQ</sub> /5	1, 2
		$V_{OM(DC)} = 0.33 \times V_{DD2}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.5 \times V_{DD2}$	0.9	1.0	1.3		
110b	40Ω	$V_{OL(DC)} = 0.1 \times V_{DD2}$	0.8	1.0	1.1	R <sub>ZQ</sub> /6	1, 2
		$V_{OM(DC)} = 0.33 \times V_{DD2}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.5 \times V_{DD2}$	0.9	1.0	1.3	1	
Mismatch, CA -CA v group	vithin clock	0.33 × V <sub>DD2</sub>	-	_	2	%	1, 2, 3


- Notes: 1. The tolerance limits are specified after calibration with stable temperature and voltage. To understand the behavior of the tolerance limits when voltage or temperature changes after calibration, see the section on voltage and temperature sensitivity.
  - 2. Pull-down ODT resistors are recommended to be calibrated at 0.33  $\times$  V<sub>DD2</sub>. Other calibration points may be required to achieve the linearity specification shown above, e.g. calibration at  $0.5 \times V_{DD2}$  and  $0.1 \times V_{DD2}$ .
  - 3. CA to CA mismatch within clock group variation for a given component including CK t, CK\_c, and CS (characterized).

CA-to-CA mismatch = 
$$\frac{R_{ODT} (MAX) - R_{ODT} (MIN)}{R_{ODT} (AVG)}$$



#### **ODT for CA Update Time**

Figure 198: ODT for CA Setting Update Timing in 4-Clock Cycle Command



### **DQ On-Die Termination**

On-die termination (ODT) is a feature that allows the device to turn on/off termination resistance for each DQ, DQS, and DMI signal without the ODT control pin. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to turn on and off termination resistance for any target DRAM devices during WRITE or MASK WRITE operation.


The ODT feature is off and cannot be supported in power-down and self refresh modes.

The switch is enabled by the internal ODT control logic, which uses the WRITE-1 or MASK WRITE-1 command and other mode register control information. The value of  $R_{\rm TT}$  is determined by the MR bits.

$$R_{TT} = \frac{V_{OUT}}{|I_{OUT}|}$$



Figure 199: Functional Representation of DQ ODT



### Table 303: ODT DC Electrical Characteristics - up to 3200 Mb/s

 $R_{70} = 240\Omega \pm 1\%$  over entire operating range after calibration

MR11 OP[2:0]	R <sub>TT</sub>	V <sub>out</sub>	Min	Nom	Max	Unit	Notes
001b	240Ω	$V_{OL(DC)} = 0.1 \times V_{DDQ}$	0.8	1.0	1.1	R <sub>ZQ</sub> /1	1, 2
		$V_{OM(DC)} = 0.33 \times V_{DDQ}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.5 \times V_{DDQ}$	0.9	1.0	1.2		
010b	120Ω	$V_{OL(DC)} = 0.1 \times V_{DDQ}$	0.8	1.0	1.1	R <sub>ZQ</sub> /2	1, 2
		$V_{OM(DC)} = 0.33 \times V_{DDQ}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.5 \times V_{DDQ}$	0.9	1.0	1.2		
011b	80Ω	$V_{OL(DC)} = 0.1 \times V_{DDQ}$	0.8	1.0	1.1	R <sub>ZQ</sub> /3	1, 2
		$V_{OM(DC)} = 0.33 \times V_{DDQ}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.5 \times V_{DDQ}$	0.9	1.0	1.2		
100b	60Ω	$V_{OL(DC)} = 0.1 \times V_{DDQ}$	0.8	1.0	1.1	R <sub>ZQ</sub> /4	1, 2
		$V_{OM(DC)} = 0.33 \times V_{DDQ}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.5 \times V_{DDQ}$	0.9	1.0	1.2		
101b	48Ω	$V_{OL(DC)} = 0.1 \times V_{DDQ}$	0.8	1.0	1.1	R <sub>ZQ</sub> /5	1, 2
		$V_{OM(DC)} = 0.33 \times V_{DDQ}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.5 \times V_{DDQ}$	0.9	1.0	1.2		
110b	40Ω	$V_{OL(DC)} = 0.1 \times V_{DDQ}$	0.8	1.0	1.1	R <sub>ZQ</sub> /6	1, 2
		$V_{OM(DC)} = 0.33 \times V_{DDQ}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.5 \times V_{DDQ}$	0.9	1.0	1.2		
Mismatch error, DQ-to-DQ with- in a channel		0.33 × V <sub>DDQ</sub>	_	_	2	%	1, 2, 3

Notes: 1. The ODT tolerance limits are specified after calibration with stable temperature and voltage. To understand the behavior of the tolerance limits when voltage or temperature changes after calibration, see the following section on voltage and temperature sensitivity.



- 2. Pull-down ODT resistors are recommended to be calibrated at  $0.33 \times V_{DDQ}$ . Other calibration points may be required to achieve the linearity specification shown above, (for example, calibration at  $0.5 \times V_{DDQ}$  and  $-0.1 \times V_{DDQ}$ .
- 3. DQ-to-DQ mismatch within byte variation for a given component, including DQS (characterized).

DQ-to-DQ mismatch= 
$$\frac{R_{ODT} (MAX) - R_{ODT} (MIN)}{R_{ODT} (AVG)}$$

#### Table 304: ODT DC Electrical Characteristics - Beyond 3200 Mb/s

 $R_{70} = 240\Omega \pm 1\%$  over entire operating range after calibration

MR11 OP[2:0]	R <sub>TT</sub>	V <sub>OUT</sub>	Min	Nom	Max	Unit	Notes
001b	240Ω	$V_{OL(DC)} = 0.1 \times V_{DDQ}$	0.8	1.0	1.1	R <sub>ZQ</sub> /1	1, 2
		$V_{OM(DC)} = 0.33 \times V_{DDQ}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.5 \times V_{DDQ}$	0.9	1.0	1.3		
010b	120Ω	$V_{OL(DC)} = 0.1 \times V_{DDQ}$	0.8	1.0	1.1	R <sub>ZQ</sub> /2	1, 2
		$V_{OM(DC)} = 0.33 \times V_{DDQ}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.5 \times V_{DDQ}$	0.9	1.0	1.3		
011b	80Ω	$V_{OL(DC)} = 0.1 \times V_{DDQ}$	0.8	1.0	1.1	R <sub>ZQ</sub> /3	1, 2
		$V_{OM(DC)} = 0.33 \times V_{DDQ}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.5 \times V_{DDQ}$	0.9	1.0	1.3		
00b	60Ω	$V_{OL(DC)} = 0.1 \times V_{DDQ}$	0.8	1.0	1.1	R <sub>ZQ</sub> /4	1, 2
		$V_{OM(DC)} = 0.33 \times V_{DDQ}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.5 \times V_{DDQ}$	0.9	1.0	1.3		
101b	48Ω	$V_{OL(DC)} = 0.1 \times V_{DDQ}$	0.8	1.0	1.1	R <sub>ZQ</sub> /5	1, 2
		$V_{OM(DC)} = 0.33 \times V_{DDQ}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.5 \times V_{DDQ}$	0.9	1.0	1.3		
110b	40Ω	$V_{OL(DC)} = 0.1 \times V_{DDQ}$	0.8	1.0	1.1	R <sub>ZQ</sub> /6	1, 2
		$V_{OM(DC)} = 0.33 \times V_{DDQ}$	0.9	1.0	1.1		
		$V_{OH(DC)} = 0.5 \times V_{DDQ}$	0.9	1.0	1.3	1	
Mismatch error, DQ-to-DQ with- in a channel		0.33 × V <sub>DDQ</sub>	-	_	2	%	1, 2, 3

- Notes: 1. The ODT tolerance limits are specified after calibration with stable temperature and voltage. To understand the behavior of the tolerance limits when voltage or temperature changes after calibration, see the following section on voltage and temperature sensitivity.
  - 2. Pull-down ODT resistors are recommended to be calibrated at  $0.33 \times V_{DDQ}$ . Other calibration points may be required to achieve the linearity specification shown above, for example, calibration at  $0.5 \times V_{DDQ}$  and  $-0.1 \times V_{DDQ}$ .
  - 3. DQ-to-DQ mismatch within byte variation for a given component, including DQS (characterized).

DQ-to-DQ mismatch= 
$$\frac{R_{ODT} (MAX) - R_{ODT} (MIN)}{R_{ODT} (AVG)}$$



#### **Output Driver and Termination Register Temperature and Voltage Sensitivity**

When temperature and/or voltage change after calibration, the tolerance limits are widen according to the tables below.

Table 305: Output Driver and Termination Register Sensitivity Definition

Resistor	Definition Point	Min	Max	Unit	Notes
R <sub>ONPD</sub>	$0.33 \times V_{DDQ}$	90 - (dR <sub>ONdT</sub> $\cdot$   $\Delta$ T ) - (dR <sub>ONdV</sub> $\cdot$   $\Delta$ V )	110 + $(dR_{ONdT} \cdot  \Delta T )$ + $(dR_{ONdV} \cdot  \Delta V )$	%	1, 2
V <sub>OHPU</sub>	$0.33 \times V_{DDQ}$	90 - (d $V_{OHdT} \cdot  \Delta T $ ) - (d $V_{OHdV} \cdot  \Delta V $ )	110 + $(dV_{OHdT} \cdot  \Delta T )$ + $(dV_{OHdV} \cdot  \Delta V )$		1, 2, 5
R <sub>TT(I/O)</sub>	$0.33 \times V_{DDQ}$	90 - (dR $_{ m ONdT} \cdot  \Delta T $ ) - (dR $_{ m ONdV} \cdot  \Delta V $ )	110 + ( $dR_{ONdT} \cdot  \Delta T $ ) + ( $dR_{ONdV} \cdot  \Delta V $ )		1, 2, 3
R <sub>TT(IN)</sub>	0.33 × V <sub>DD2</sub>	90 - ( $dR_{ONdT} \cdot  \Delta T $ ) - ( $dR_{ONdV} \cdot  \Delta V $ )	110 + $(dR_{ONdT} \cdot  \Delta T )$ + $(dR_{ONdV} \cdot  \Delta V )$		1, 2, 4

Notes

- 1.  $\Delta T = T T(@calibration), \Delta V = V V(@calibration)$
- 2. dR<sub>ONdT</sub>, dR<sub>ONdV</sub>, dV<sub>OHdV</sub>, dV<sub>OHdV</sub>, dR<sub>TTdV</sub>, and dR<sub>TTdT</sub> are not subject to production test but are verified by design and characterization.
- 3. This parameter applies to input/output pin such as DQS, DQ, and DMI.
- 4. This parameter applies to input pin such as CK, CA, and CS.
- 5. Refer to Pull-up/Pull-down Settings table for V<sub>OHPU</sub>.

Table 306: Output Driver and Termination Register Temperature and Voltage Sensitivity

Symbol	Parameter	Min	Max	Unit
dR <sub>ONdT</sub>	R <sub>ON</sub> temperature sensitivity	0	0.75	%/°C
dR <sub>ONdV</sub>	R <sub>ON</sub> voltage sensitivity	0	0.20	%/mV
dV <sub>OHdT</sub>	V <sub>OH</sub> temperature sensitivity	0	0.75	%/°C
dV <sub>OHdV</sub>	V <sub>OH</sub> voltage sensitivity	0	0.35	%/mV
dR <sub>TTdT</sub>	R <sub>TT</sub> temperature sensitivity	0	0.75	%/°C
dR <sub>TTdV</sub>	R <sub>TT</sub> voltage sensitivity	0	0.20	%/mV

#### **ODT Mode Register**

The ODT mode is enabled if MR11 OP[2:0] are non-zero. In this case, the value of  $R_{TT}$  is determined by the settings of those bits. The ODT mode is disabled if MR11 OP[2:0] = 0.

#### **Asynchronous ODT**

When ODT mode is enabled in MR11 OP[2:0], DRAM ODT is always High-Z. The DRAM ODT feature is automatically turned ON asynchronously after a WRITE-1, MASK WRITE-1, or MPC[WRITE-FIFO] command. After the burst write is complete, the DRAM ODT turns OFF asynchronously. The DQ bus ODT control is automatic and will turn the ODT resistance on/off if DQ ODT is enabled in the mode register.

The following timing parameters apply when the DQ bus ODT is enabled:

- ODTLon, <sup>t</sup>ODTon(MIN), <sup>t</sup>ODTon(MAX)
- ODTLoff, <sup>t</sup>ODToff(MIN), <sup>t</sup>ODToff(MAX)

 ${\rm ODTL_{ON}}$  is a synchronous parameter and is the latency from a CAS-2 command to the  ${}^{\rm t}{\rm ODTon}$  reference.  ${\rm ODTL_{ON}}$  latency is a fixed latency value for each speed bin. Each speed bin has a different  ${\rm ODTL_{ON}}$  latency.



Minimum  $R_{TT}$  turn-on time ( ${}^{t}ODTon(MIN)$ ) is the point in time when the device termination circuit leaves High-Z and ODT resistance begins to turn on.

Maximum  $R_{TT}$  turn on time ( ${}^{t}ODTon(MAX)$ ) is the point in time when the ODT resistance is fully on.

<sup>t</sup>ODTon(MIN) and <sup>t</sup>ODTon(MAX) are measured after ODTL<sub>ON</sub> latency is satisfied from CAS-2 command.

 $ODTL_{OFF}$  is a synchronous parameter and it is the latency from CAS-2 command to  $^tODToff$  reference.  $ODTL_{OFF}$  latency is a fixed latency value for each speed bin. Each speed bin has a different  $ODTL_{OFF}$  latency.

Minimum  $R_{TT}$  turn-off time ( ${}^{t}ODToff(MIN)$ ) is the point in time when the device termination circuit starts to turn off the ODT resistance.

Maximum ODT turn off time ( tODToff(MAX)) is the point in time when the on-die termination has reached High-Z.

<sup>t</sup>ODToff(MIN) and <sup>t</sup>ODToff(MAX) are measured after ODTL<sub>OFF</sub> latency is satisfied from CAS-2 command.

Table 307: ODTLON and ODTLOFF Latency Values


	Latency <sup>1</sup>			Lower	Upper
tWPRE	= 2 <sup>t</sup> CK	ODTL <sub>OFF</sub>	Latency <sup>2</sup>	Frequency Limit	Frequency Limit
WL Set A (nCK)	WL Set B (nCK)	WL Set A (nCK)	WL Set B (nCK)	(>) (MHz)	(≤) (MHz)
N/A	N/A	N/A	N/A	10	266
N/A	N/A	N/A	N/A	266	533
N/A	6	N/A	22	533	800
4	12	20	28	800	1066
4	14	22	32	1066	1333
6	18	24	36	1333	1600
6	20	26	40	1600	1866
8	24	28	44	1866	2133

Notes: 1. ODTL<sub>ON</sub> is referenced from CAS-2 command.

2. ODTL<sub>OFF</sub> as shown in table assumes BL = 16. For BL32, 8  $^{t}$ CK should be added.



Figure 200: Asynchronous ODTon/ODToff Timing



Notes:

- 1. BL = 16, Write postamble = 0.5nCK, DQ/DQS:  $V_{SSQ}$  termination.
- 2.  $D_{IN} n = data-in to column n$ .
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.

#### **DQ ODT During Power-Down and Self Refresh Modes**

DQ bus ODT will be disabled in power-down mode. In self refresh mode, the ODT will be turned off when CKE is LOW but will be enabled if CKE is HIGH and DQ ODT is enabled in the mode register.

#### **ODT During Write Leveling Mode**

If ODT is enabled in MR11 OP[2:0] in write leveling mode, the device always provides the termination on DQS signals. DQ termination is always off in write leveling mode.

**Table 308: Termination State in Write Leveling Mode** 

ODT State in MR11 OP[2:0]	DQS Termination	DQ[15:0]/DMI[1:0] Termination
Disabled	Off	Off
Enabled	On	Off



### **AC and DC Operating Conditions**

Operation or timing that is not specified is illegal. To ensure proper operation, the device must be initialized properly.

**Table 309: Recommended DC Operating Conditions** 

Symbol	Min	Тур	Max	DRAM		Notes
V <sub>DD1</sub>	1.70	1.80	1.95	Core 1 power	V	1, 2
V <sub>DD2</sub>	1.06	1.10	1.17	Core 2 power/Input buffer	V	1, 2, 3
V <sub>DDQ</sub>	1.06	1.10	1.17	I/O buffer power	V	2, 3

- 1.  $V_{DD1}$  uses significantly less power than  $V_{DD2}$ .
- 2. The voltage range is for DC voltage only. DC voltage is the voltage supplied at the DRAM and is inclusive of all noise up to 20 MHz at the DRAM package ball.
- 3. The voltage noise tolerance from DC to 20 MHz exceeding a peak-to-peak tolerance of 45mV at the DRAM ball is not included in the TdIVW.

#### **Table 310: Input Leakage Current**

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input leakage current	Ι <sub>L</sub>	-4	4	μΑ	1, 2

- Notes: 1. For CK\_t, CK\_c, CKE, CS, CA, ODT\_CA, and RESET\_n. Any input  $0V \le V_{IN} \le V_{DD2}$ . (All other pins not under test = 0V.
  - 2. CA ODT is disabled for CK t, CK c, CS, and CA.

#### **Table 311: Input/Output Leakage Current**

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input/Output leakage current	I <sub>OZ</sub>	<b>–</b> 5	5	μΑ	1, 2

- Notes: 1. For DQ, DQS\_t, DQS\_c, and DMI. Any I/O  $0V \le V_{OUT} \le V_{DDO}$ .
  - 2. I/Os status are disabled: High impedance and ODT off.

#### **Table 312: Operating Temperature Range**

Parameter/Condition	Symbol	Min	Max	Unit
Standard	T <sub>OPER</sub>	Note 4	85	°C
Elevated		85	Note 4	°C

Notes:

- 1. Operating temperature is the case surface temperature at the center of the top side of the device. For measurement conditions, refer to the JESD51-2 standard.
- 2. Some applications require the operation of LPDDR4 in the maximum temperature conditions in the elevated temperature range from 85°C to 105°C case temperature. For LPDDR4 devices, derating may be necessary to operate in this range. Refer to MR4.
- 3. Either the device case temperature rating or the temperature sensor can be used to set an appropriate refresh rate, determine the need for AC timing derating, and/or monitor the operating temperature (see Temperature Sensor). When using the temperature sen-



sor, the actual device case temperature may be higher than the T<sub>OPER</sub> rating that applies for the standard or elevated temperature range. For example,  $T_{\text{CASE}}$  could be above +85°C when the temperature sensor indicates a temperature of less than +85°C.

4. Refer to operating temperature range on top page.

## **Output Slew Rate and Overshoot/Undershoot specifications**

### **Single-Ended Output Slew Rate**


#### **Table 313: Single-Ended Output Slew Rate**

Note 1-5 applies to entire table

		Va		
Parameter	Symbol	Min	Max	Units
Single-ended output slew rate $(V_{OH} = V_{DDQ}/3)$	SRQse	3.5	9.0	V/ns
Output slew rate matching ratio (rise to fall)	_	0.8	1.2	_

- Notes: 1. SR = Slew rate; Q = Query output; se = Single-ended signal.
  - 2. Measured with output reference load.
  - 3. The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process
  - 4. The output slew rate for falling and rising edges is defined and measured between  $V_{OL(AC)} = 0.2 \times V_{OH(DC)}$  and  $V_{OH(AC)} = 0.8 \times V_{OH(DC)}$ .
  - 5. Slew rates are measured under average SSO conditions with 50% of the DQ signals per data byte switching.

Figure 201: Single-Ended Output Slew Rate Definition



#### **Differential Output Slew Rate**




#### **Table 314: Differential Output Slew Rate**

Note 1-4 applies to entire table

		Val	lue	
Parameter	Symbol	Min	Max	Units
Differential output slew rate (V <sub>OH</sub> = V <sub>DDQ</sub> /3)	SRQdiff	7	18	V/ns

- Notes: 1. SR = Slew rate; Q = Query output; se = Differential signal.
  - 2. Measured with output reference load.
  - 3. The output slew rate for falling and rising edges is defined and measured between  $V_{OL(AC)} = -0.8 \times V_{OH(DC)}$  and  $V_{OH(AC)} = 0.8 \times V_{OH(DC)}$ .
  - 4. Slew rates are measured under average SSO conditions with 50% of the DQ signals per data byte switching.

Figure 202: Differential Output Slew Rate Definition



#### **Overshoot and Undershoot Specifications**

**Table 315: AC Overshoot/Undershoot Specifications** 

Parameter	1600	1866	3200	3733	4267	Unit	
Maximum peak amplitude provided for over- shoot area	MAX	0.3	0.3	0.3	0.3	0.3	V
Maximum peak amplitude provided for undershoot area	MAX	0.3	0.3	0.3	0.3	0.3	V
Maximum area above V <sub>DD</sub> / V <sub>DDQ</sub>	MAX	0.1	0.1	0.1	0.1	0.1	V-ns
Maximum area below V <sub>SS</sub> / V <sub>SSQ</sub>	MAX	0.1	0.1	0.1	0.1	0.1	V-ns

Notes:


- 1. V<sub>DD</sub> stands for V<sub>DD2</sub> for CA[5:0], CK\_t, CS\_n, CKE, and ODT. V<sub>DD</sub> stands for V<sub>DD0</sub> for DQ, DMI, DQS\_t, and DQS\_c.
- 2. V<sub>SS</sub> stands for V<sub>SS</sub> for CA[5:0], CK\_t, CK\_c, CS\_n, CKE, and ODT. V<sub>SS</sub> stands for V<sub>SSQ</sub> for DQ, DMI, DQS\_t, and DQS\_c.
- 3. Maximum peak amplitude values are referenced from actual  $V_{DD}$  and  $V_{SS}$  values.
- 4. Maximum area values are referenced from maximum V<sub>DD</sub> and V<sub>SS</sub> values.



**Table 316: Overshoot/Undershoot Specification for CKE and RESET** 

Parameter	Specification
Maximum peak amplitude provided for overshoot area	0.35V
Maximum peak amplitude provided for undershoot area	0.35V
Maximum area above V <sub>DD</sub>	0.8 V-ns
Maximum area below V <sub>SS</sub>	0.8 V-ns


Figure 203: Overshoot and Undershoot Definition



### **Driver Output Timing Reference Load**

Timing reference loads are not intended as a precise representation of any particular system environment or depiction of an actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.

**Figure 204: Driver Output Timing Reference Load** 




Note: 1. All output timing parameter values are reported with respect to this reference load; this reference load is also used to report slew rate.

### **LVSTL I/O System**

LVSTL I/O cells are comprised of a driver pull-up and pull-down and a terminator.



Figure 205: LVSTL I/O Cell




To ensure that the target impedance is achieved, calibrate the LVSTL I/O cell as following example:

- 1. Calibrate the pull-down device against a 240 ohm resistor to  $V_{\rm DDO}$  via the ZQ pin.
- · Set strength control to minimum setting
- Increase drive strength until comparator detects data bit is less than V<sub>DDO</sub>/3
- NMOS pull-down device is calibrated to 120 ohms
- 2. Calibrate the pull-up device against the calibrated pull-down device.
- $\bullet~$  Set  $V_{OH}$  target and NMOS controller ODT replica via MRS ( $V_{OH}$  can be automatically controlled by ODT MRS)
- Set strength control to minimum setting
- Increase drive strength until comparator detects data bit is greater than V<sub>OH</sub> target
- NMOS pull-up device is calibrated to V<sub>OH</sub> target



Figure 206: Pull-Up Calibration



## **IDD** Specification Parameters and Test Conditions

**Table 317: IDD Measurement Conditions** 

	Switching for CA												
CK_t edge	R1	R2	R3	R4	R5	R6	R7	R8					
CKE	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH					
CS	LOW	LOW	LOW	LOW	LOW	LOW	LOW	LOW					
CA0	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH					
CA1	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH					
CA2	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH					
CA3	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH					
CA4	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH					
CA5	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH					

- Notes: 1.  $LOW = V_{IN} \le V_{IL(DC)} MAX$ .  $HIGH = V_{IN} \ge V_{IH(DC)} MIN.$ 
  - STABLE = Inputs are stable at a HIGH or LOW level.
  - 2. CS must always be driven LOW.
  - 3. 50% of CA bus is changing between HIGH and LOW once per clock for the CA bus.
  - 4. The pattern is used continuously during I<sub>DD</sub> measurement for I<sub>DD</sub> values that require switching on the CA bus.

Table 318: CA Pattern for  $I_{DD4R}$  for BL = 16

Clock Cycle Number	CKE	cs	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	READ-1	L	Н	L	L	L	L
N+1	HIGH	LOW		L	Н	L	L	L	L



**Table 318: CA Pattern for I<sub>DD4R</sub> for BL = 16 (Continued)** 

Clock Cycle				610				22.4	225
Number	CKE	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5
N+2	HIGH	HIGH	CAS-2	L	Н	L	L	Н	L
N+3	HIGH	LOW		L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	HIGH	READ-1	L	Н	L	L	L	L
N+9	HIGH	LOW		L	Н	L	L	Н	L
N+10	HIGH	HIGH	CAS-2	L	Н	L	L	Н	Н
N+11	HIGH	LOW		Н	Н	Н	Н	Н	Н
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L

- Notes: 1. BA[2:0] = 010; C[9:4] = 000000 or 1111111; Burst order C[3:2] = 00 or 11 (same as LPDDR3  $I_{DDR4R}$  specification).
  - 2. CA pins are kept LOW with DES command to reduce ODT current (different from LPDDR3 I<sub>DDR4R</sub> specification).

Table 319: CA Pattern for  $I_{DD4W}$  for BL = 16

Clock Cycle Number	CKE	CS	Command	CA0	CA1	CA2	САЗ	CA4	CA5
N	HIGH	HIGH	WRITE-1	L	L	Н	L	L	L
N+1	HIGH	LOW		L	Н	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	Н	L	L	Н	L
N+3	HIGH	LOW		L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	HIGH	WRITE-1	L	L	Н	L	L	L
N+9	HIGH	LOW		L	Н	L	L	Н	L
N+10	HIGH	HIGH	CAS-2	L	Н	L	L	Н	Н
N+11	HIGH	LOW		L	L	Н	Н	Н	Н
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L



Table 319: CA Pattern for I<sub>DD4W</sub> for BL = 16 (Continued)

Clock Cycle Number	CKE	cs	Command	CA0	CA1	CA2	САЗ	CA4	CA5
N+15	HIGH	LOW	DES	L	L	L	L	L	L

- Notes: 1. BA[2:0] = 010; C[9:4] = 000000 or 111111 (same as LPDDR3  $I_{DDR4W}$  specification).
  - 2. No burst ordering (different from LPDDR3  $I_{DDR4W}$  specification).
  - 3. CA pins are kept LOW with DES command to reduce ODT current (different from LPDDR3  $I_{DDR4W}$  specification).

Table 320: Data Pattern for  $I_{DD4W}$  (DBI Off) for BL = 16

DBI Off Case    DO[7]   DO[6]   DO[5]   DO[4]   DO[3]   DO[2]   DO[1]   DO[0]   DBI   # of 1s												
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s		
BL0	1	1	1	1	1	1	1	1	0	8		
BL1	1	1	1	1	0	0	0	0	0	4		
BL2	0	0	0	0	0	0	0	0	0	0		
BL3	0	0	0	0	1	1	1	1	0	4		
BL4	0	0	0	0	0	0	1	1	0	2		
BL5	0	0	0	0	1	1	1	1	0	4		
BL6	1	1	1	1	1	1	0	0	0	6		
BL7	1	1	1	1	0	0	0	0	0	4		
BL8	1	1	1	1	1	1	1	1	0	8		
BL9	1	1	1	1	0	0	0	0	0	4		
BL10	0	0	0	0	0	0	0	0	0	0		
BL11	0	0	0	0	1	1	1	1	0	4		
BL12	0	0	0	0	0	0	1	1	0	2		
BL13	0	0	0	0	1	1	1	1	0	4		
BL14	1	1	1	1	1	1	0	0	0	6		
BL15	1	1	1	1	0	0	0	0	0	4		
BL16	1	1	1	1	1	1	0	0	0	6		
BL17	1	1	1	1	0	0	0	0	0	4		
BL18	0	0	0	0	0	0	1	1	0	2		
BL19	0	0	0	0	1	1	1	1	0	4		
BL20	0	0	0	0	0	0	0	0	0	0		
BL21	0	0	0	0	1	1	1	1	0	4		
BL22	1	1	1	1	1	1	1	1	0	8		
BL23	1	1	1	1	0	0	0	0	0	4		
BL24	0	0	0	0	0	0	1	1	0	2		
BL25	0	0	0	0	1	1	1	1	0	4		
BL26	1	1	1	1	1	1	0	0	0	6		
BL27	1	1	1	1	0	0	0	0	0	4		



Table 320: Data Pattern for  $I_{DD4W}$  (DBI Off) for BL = 16 (Continued)

	DBI Off Case													
	DQ[7] DQ[6] DQ[5] DQ[4] DQ[3] DQ[2] DQ[1] DQ[0] DBI # of 1s													
BL28	1	1	1	1	1	1	1	1	0	8				
BL29	1	1	1	1	0	0	0	0	0	4				
BL30	0	0	0	0	0	0	0	0	0	0				
BL31	0	0	0	0	1	1	1	1	0	4				
# of 1s	16	16	16	16	16	16	16	16						

Note: 1. Simplified pattern; same data pattern was applied to DQ[4], DQ[5], DQ[6], and DQ[7] to reduce complexity for I<sub>DD4W</sub> pattern programming.

Table 321: Data Pattern for  $I_{DD4R}$  (DBI Off) for BL = 16

DBI Off Case												
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s		
BL0	1	1	1	1	1	1	1	1	0	8		
BL1	1	1	1	1	0	0	0	0	0	4		
BL2	0	0	0	0	0	0	0	0	0	0		
BL3	0	0	0	0	1	1	1	1	0	4		
BL4	0	0	0	0	0	0	1	1	0	2		
BL5	0	0	0	0	1	1	1	1	0	4		
BL6	1	1	1	1	1	1	0	0	0	6		
BL7	1	1	1	1	0	0	0	0	0	4		
BL8	1	1	1	1	1	1	1	1	0	8		
BL9	1	1	1	1	0	0	0	0	0	4		
BL10	0	0	0	0	0	0	0	0	0	0		
BL11	0	0	0	0	1	1	1	1	0	4		
BL12	0	0	0	0	0	0	1	1	0	2		
BL13	0	0	0	0	1	1	1	1	0	4		
BL14	1	1	1	1	1	1	0	0	0	6		
BL15	1	1	1	1	0	0	0	0	0	4		
BL16	1	1	1	1	1	1	1	1	0	8		
BL17	1	1	1	1	0	0	0	0	0	4		
BL18	0	0	0	0	0	0	0	0	0	0		
BL19	0	0	0	0	1	1	1	1	0	4		
BL20	1	1	1	1	1	1	0	0	0	6		
BL21	1	1	1	1	0	0	0	0	0	4		
BL22	0	0	0	0	0	0	1	1	0	2		
BL23	0	0	0	0	1	1	1	1	0	4		
BL24	0	0	0	0	0	0	0	0	0	0		



Table 321: Data Pattern for  $I_{DD4R}$  (DBI Off) for BL = 16 (Continued)

	DBI Off Case													
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s				
BL25	0	0	0	0	1	1	1	1	0	4				
BL26	1	1	1	1	1	1	1	1	0	8				
BL27	1	1	1	1	0	0	0	0	0	4				
BL28	0	0	0	0	0	0	1	1	0	2				
BL29	0	0	0	0	1	1	1	1	0	4				
BL30	1	1	1	1	1	1	0	0	0	6				
BL31	1	1	1	1	0	0	0	0	0	4				
# of 1s	16	16	16	16	16	16	16	16						

Note: 1. Simplified pattern; same data pattern was applied to DQ[4], DQ[5], DQ[6], and DQ[7] to reduce complexity for I<sub>DD4R</sub> pattern programming.

Table 322: Data Pattern for  $I_{DD4W}$  (DBI On) for BL = 16

DBI On Case													
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s			
BL0	0	0	0	0	0	0	0	0	1	1			
BL1	1	1	1	1	0	0	0	0	0	4			
BL2	0	0	0	0	0	0	0	0	0	0			
BL3	0	0	0	0	1	1	1	1	0	4			
BL4	0	0	0	0	0	0	1	1	0	2			
BL5	0	0	0	0	1	1	1	1	0	4			
BL6	0	0	0	0	0	0	1	1	1	3			
BL7	1	1	1	1	0	0	0	0	0	4			
BL8	0	0	0	0	0	0	0	0	1	1			
BL9	1	1	1	1	0	0	0	0	0	4			
BL10	0	0	0	0	0	0	0	0	0	0			
BL11	0	0	0	0	1	1	1	1	0	4			
BL12	0	0	0	0	0	0	1	1	0	2			
BL13	0	0	0	0	1	1	1	1	0	4			
BL14	0	0	0	0	0	0	1	1	1	3			
BL15	1	1	1	1	0	0	0	0	0	4			
BL16	0	0	0	0	0	0	1	1	1	3			
BL17	1	1	1	1	0	0	0	0	0	4			
BL18	0	0	0	0	0	0	1	1	0	2			
BL19	0	0	0	0	1	1	1	1	0	4			
BL20	0	0	0	0	0	0	0	0	0	0			
BL21	0	0	0	0	1	1	1	1	0	4			



Table 322: Data Pattern for  $I_{DD4W}$  (DBI On) for BL = 16 (Continued)

	DBI On Case													
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s				
BL22	0	0	0	0	0	0	0	0	1	1				
BL23	1	1	1	1	0	0	0	0	0	4				
BL24	0	0	0	0	0	0	1	1	0	2				
BL25	0	0	0	0	1	1	1	1	0	4				
BL26	0	0	0	0	0	0	1	1	1	3				
BL27	1	1	1	1	0	0	0	0	0	4				
BL28	0	0	0	0	0	0	0	0	1	1				
BL29	1	1	1	1	0	0	0	0	0	4				
BL30	0	0	0	0	0	0	0	0	0	0				
BL31	0	0	0	0	1	1	1	1	0	4				
# of 1s	8	8	8	8	8	8	16	16	8					

Note: 1. DBI enabled burst: BL0, BL6, BL8, BL14, BL16, BL22, BL26, and BL28.

Table 323: Data Pattern for  $I_{DD4R}$  (DBI On) for BL = 16

DBI On Case													
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s			
BL0	0	0	0	0	0	0	0	0	1	1			
BL1	1	1	1	1	0	0	0	0	0	4			
BL2	0	0	0	0	0	0	0	0	0	0			
BL3	0	0	0	0	1	1	1	1	0	4			
BL4	0	0	0	0	0	0	1	1	0	2			
BL5	0	0	0	0	1	1	1	1	0	4			
BL6	0	0	0	0	0	0	1	1	1	3			
BL7	1	1	1	1	0	0	0	0	0	4			
BL8	0	0	0	0	0	0	0	0	1	1			
BL9	1	1	1	1	0	0	0	0	0	4			
BL10	0	0	0	0	0	0	0	0	0	0			
BL11	0	0	0	0	1	1	1	1	0	4			
BL12	0	0	0	0	0	0	1	1	0	2			
BL13	0	0	0	0	1	1	1	1	0	4			
BL14	0	0	0	0	0	0	1	1	1	3			
BL15	1	1	1	1	0	0	0	0	0	4			
BL16	0	0	0	0	0	0	0	0	1	1			
BL17	1	1	1	1	0	0	0	0	0	4			
BL18	0	0	0	0	0	0	0	0	0	0			
BL19	0	0	0	0	1	1	1	1	0	4			



Table 323: Data Pattern for  $I_{DD4R}$  (DBI On) for BL = 16 (Continued)

	DBI On Case													
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s				
BL20	0	0	0	0	0	0	1	1	1	3				
BL21	1	1	1	1	0	0	0	0	0	4				
BL22	0	0	0	0	0	0	1	1	0	2				
BL23	0	0	0	0	1	1	1	1	0	4				
BL24	0	0	0	0	0	0	0	0	0	0				
BL25	0	0	0	0	1	1	1	1	0	4				
BL26	0	0	0	0	0	0	0	0	1	1				
BL27	1	1	1	1	0	0	0	0	0	4				
BL28	0	0	0	0	0	0	1	1	0	2				
BL29	0	0	0	0	1	1	1	1	0	4				
BL30	0	0	0	0	0	0	1	1	1	3				
BL31	1	1	1	1	0	0	0	0	0	4				
# of 1s	8	8	8	8	8	8	16	16	8					

Note: 1. DBI enabled burst: BLO, BL6, BL8, BL14, BL20, BL26, and BL30.

Table 324: CA Pattern for I<sub>DD4R</sub> for BL = 32

Clock Cycle Number	CKE	cs	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	READ-1	L	Н	L	L	L	L
N+1	HIGH	LOW		L	Н	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	Н	L	L	Н	L
N+3	HIGH	LOW		L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	LOW	DES	L	L	L	L	L	L
N+9	HIGH	LOW	DES	L	L	L	L	L	L
N+10	HIGH	LOW	DES	L	L	L	L	L	L
N+11	HIGH	LOW	DES	L	L	L	L	L	L
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L
N+16	HIGH	HIGH	READ-1	L	Н	L	L	L	L
N+17	HIGH	LOW		L	Н	L	L	Н	L



Table 324: CA Pattern for  $I_{DD4R}$  for BL = 32 (Continued)

Clock Cycle Number	CKE	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5
N+18	HIGH	HIGH	CAS-2	L	Н	L	L	Н	Н
N+19	HIGH	LOW		Н	Н	L	Н	Н	Н
N+20	HIGH	LOW	DES	L	L	L	L	L	L
N+21	HIGH	LOW	DES	L	L	L	L	L	L
N+22	HIGH	LOW	DES	L	L	L	L	L	L
N+23	HIGH	LOW	DES	L	L	L	L	L	L
N+24	HIGH	LOW	DES	L	L	L	L	L	L
N+25	HIGH	LOW	DES	L	L	L	L	L	L
N+26	HIGH	LOW	DES	L	L	L	L	L	L
N+27	HIGH	LOW	DES	L	L	L	L	L	L
N+28	HIGH	LOW	DES	L	L	L	L	L	L
N+29	HIGH	LOW	DES	L	L	L	L	L	L
N+30	HIGH	LOW	DES	L	L	L	L	L	L
N+31	HIGH	LOW	DES	L	L	L	L	L	L

Note: 1. BA[2:0] = 010, C[9:5] = 00000 or 11111, Burst order C[4:2] = 000 or 111.

Table 325: CA Pattern for  $I_{DD4W}$  for BL = 32

Clock Cycle Number	CKE	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	WRITE-1	L	L	Н	L	L	L
N+1	HIGH	LOW		L	Н	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	Н	L	L	Н	L
N+3	HIGH	LOW		L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	LOW	DES	L	L	L	L	L	L
N+9	HIGH	LOW	DES	L	L	L	L	L	L
N+10	HIGH	LOW	DES	L	L	L	L	L	L
N+11	HIGH	LOW	DES	L	L	L	L	L	L
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L
N+16	HIGH	HIGH	WRITE-1	L	L	Н	L	L	L
N+17	HIGH	LOW		L	Н	L	L	Н	L



Table 325: CA Pattern for  $I_{DD4W}$  for BL = 32 (Continued)

Clock Cycle Number	CKE	cs	Command	CA0	CA1	CA2	САЗ	CA4	CA5
N+18	HIGH	HIGH	CAS-2	L	Н	L	L	Н	Н
N+19	HIGH	LOW		L	L	L	Н	Н	Н
N+20	HIGH	LOW	DES	L	L	L	L	L	L
N+21	HIGH	LOW	DES	L	L	L	L	L	L
N+22	HIGH	LOW	DES	L	L	L	L	L	L
N+23	HIGH	LOW	DES	L	L	L	L	L	L
N+24	HIGH	LOW	DES	L	L	L	L	L	L
N+25	HIGH	LOW	DES	L	L	L	L	L	L
N+26	HIGH	LOW	DES	L	L	L	L	L	L
N+27	HIGH	LOW	DES	L	L	L	L	L	L
N+28	HIGH	LOW	DES	L	L	L	L	L	L
N+29	HIGH	LOW	DES	L	L	L	L	L	L
N+30	HIGH	LOW	DES	L	L	L	L	L	L
N+31	HIGH	LOW	DES	L	L	L	L	L	L

Note: 1. BA[2:0] = 010, C[9:5] = 00000 or 11111.

Table 326: Data Pattern for  $I_{DD4W}$  (DBI Off) for BL = 32

DBI Off Case												
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s		
BL0	1	1	1	1	1	1	1	1	0	8		
BL1	1	1	1	1	0	0	0	0	0	4		
BL2	0	0	0	0	0	0	0	0	0	0		
BL3	0	0	0	0	1	1	1	1	0	4		
BL4	0	0	0	0	0	0	1	1	0	2		
BL5	0	0	0	0	1	1	1	1	0	4		
BL6	1	1	1	1	1	1	0	0	0	6		
BL7	1	1	1	1	0	0	0	0	0	4		
BL8	1	1	1	1	1	1	1	1	0	8		
BL9	1	1	1	1	0	0	0	0	0	4		
BL10	0	0	0	0	0	0	0	0	0	0		
BL11	0	0	0	0	1	1	1	1	0	4		
BL12	0	0	0	0	0	0	1	1	0	2		
BL13	0	0	0	0	1	1	1	1	0	4		
BL14	1	1	1	1	1	1	0	0	0	6		
BL15	1	1	1	1	0	0	0	0	0	4		
BL16	1	1	1	1	1	1	0	0	0	6		



# Table 326: Data Pattern for $I_{DD4W}$ (DBI Off) for BL = 32 (Continued)

DBI Off Case    DOI31   DOI61   DOI51   DOI31   DOI31												
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s		
BL17	1	1	1	1	0	0	0	0	0	4		
BL18	0	0	0	0	0	0	1	1	0	2		
BL19	0	0	0	0	1	1	1	1	0	4		
BL20	0	0	0	0	0	0	0	0	0	0		
BL21	0	0	0	0	1	1	1	1	0	4		
BL22	1	1	1	1	1	1	1	1	0	8		
BL23	1	1	1	1	0	0	0	0	0	4		
BL24	0	0	0	0	0	0	1	1	0	2		
BL25	0	0	0	0	1	1	1	1	0	4		
BL26	1	1	1	1	1	1	0	0	0	6		
BL27	1	1	1	1	0	0	0	0	0	4		
BL28	1	1	1	1	1	1	1	1	0	8		
BL29	1	1	1	1	0	0	0	0	0	4		
BL30	0	0	0	0	0	0	0	0	0	0		
BL31	0	0	0	0	1	1	1	1	0	4		
BL32	1	1	1	1	1	1	1	1	0	8		
BL33	1	1	1	1	0	0	0	0	0	4		
BL34	0	0	0	0	0	0	0	0	0	0		
BL35	0	0	0	0	1	1	1	1	0	4		
BL36	0	0	0	0	0	0	1	1	0	2		
BL37	0	0	0	0	1	1	1	1	0	4		
BL38	1	1	1	1	1	1	0	0	0	6		
BL39	1	1	1	1	0	0	0	0	0	4		
BL40	1	1	1	1	1	1	1	1	0	8		
BL41	1	1	1	1	0	0	0	0	0	4		
BL42	0	0	0	0	0	0	0	0	0	0		
BL43	0	0	0	0	1	1	1	1	0	4		
BL44	0	0	0	0	0	0	1	1	0	2		
BL45	0	0	0	0	1	1	1	1	0	4		
BL46	1	1	1	1	1	1	0	0	0	6		
BL47	1	1	1	1	0	0	0	0	0	4		
BL48	1	1	1	1	1	1	0	0	0	6		
BL49	1	1	1	1	0	0	0	0	0	4		
BL50	0	0	0	0	0	0	1	1	0	2		
BL51	0	0	0	0	1	1	1	1	0	4		
BL52	0	0	0	0	0	0	0	0	0	0		
BL53	0	0	0	0	1	1	1	1	0	4		



Table 326: Data Pattern for  $I_{DD4W}$  (DBI Off) for BL = 32 (Continued)

DBI Off Case													
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s			
BL54	1	1	1	1	1	1	1	1	0	8			
BL55	1	1	1	1	0	0	0	0	0	4			
BL56	0	0	0	0	0	0	1	1	0	2			
BL57	0	0	0	0	1	1	1	1	0	4			
BL58	1	1	1	1	1	1	0	0	0	6			
BL59	1	1	1	1	0	0	0	0	0	4			
BL60	1	1	1	1	1	1	1	1	0	8			
BL61	1	1	1	1	0	0	0	0	0	4			
BL62	0	0	0	0	0	0	0	0	0	0			
BL63	0	0	0	0	1	1	1	1	0	4			
# of 1s	32	32	32	32	32	32	32	32					

Note: 1. Simplified pattern; same data pattern was applied to DQ[4], DQ[5], DQ[6], and DQ[7] to reduce complexity for I<sub>DD4W</sub> pattern programming.

Table 327: Data Pattern for  $I_{DD4R}$  (DBI Off) for BL = 32

DBI Off Case												
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s		
BL0	1	1	1	1	1	1	1	1	0	8		
BL1	1	1	1	1	0	0	0	0	0	4		
BL2	0	0	0	0	0	0	0	0	0	0		
BL3	0	0	0	0	1	1	1	1	0	4		
BL4	0	0	0	0	0	0	1	1	0	2		
BL5	0	0	0	0	1	1	1	1	0	4		
BL6	1	1	1	1	1	1	0	0	0	6		
BL7	1	1	1	1	0	0	0	0	0	4		
BL8	1	1	1	1	1	1	1	1	0	8		
BL9	1	1	1	1	0	0	0	0	0	4		
BL10	0	0	0	0	0	0	0	0	0	0		
BL11	0	0	0	0	1	1	1	1	0	4		
BL12	0	0	0	0	0	0	1	1	0	2		
BL13	0	0	0	0	1	1	1	1	0	4		
BL14	1	1	1	1	1	1	0	0	0	6		
BL15	1	1	1	1	0	0	0	0	0	4		
BL16	1	1	1	1	1	1	0	0	0	6		
BL17	1	1	1	1	0	0	0	0	0	4		
BL18	0	0	0	0	0	0	1	1	0	2		



Table 327: Data Pattern for  $I_{DD4R}$  (DBI Off) for BL = 32 (Continued)

DBI Off Case    DOI21   DOI61   DOI61												
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s		
BL19	0	0	0	0	1	1	1	1	0	4		
BL20	0	0	0	0	0	0	0	0	0	0		
BL21	0	0	0	0	1	1	1	1	0	4		
BL22	1	1	1	1	1	1	1	1	0	8		
BL23	1	1	1	1	0	0	0	0	0	4		
BL24	0	0	0	0	0	0	1	1	0	2		
BL25	0	0	0	0	1	1	1	1	0	4		
BL26	1	1	1	1	1	1	0	0	0	6		
BL27	1	1	1	1	0	0	0	0	0	4		
BL28	1	1	1	1	1	1	1	1	0	8		
BL29	1	1	1	1	0	0	0	0	0	4		
BL30	0	0	0	0	0	0	0	0	0	0		
BL31	0	0	0	0	1	1	1	1	0	4		
BL32	0	0	0	0	0	0	1	1	0	2		
BL33	0	0	0	0	1	1	1	1	0	4		
BL34	1	1	1	1	1	1	0	0	0	6		
BL35	1	1	1	1	0	0	0	0	0	4		
BL36	1	1	1	1	1	1	1	1	0	8		
BL37	1	1	1	1	0	0	0	0	0	4		
BL38	0	0	0	0	0	0	0	0	0	0		
BL39	0	0	0	0	1	1	1	1	0	4		
BL40	0	0	0	0	0	0	1	1	0	2		
BL41	0	0	0	0	1	1	1	1	0	4		
BL42	1	1	1	1	1	1	0	0	0	6		
BL43	1	1	1	1	0	0	0	0	0	4		
BL44	1	1	1	1	1	1	1	1	0	8		
BL45	1	1	1	1	0	0	0	0	0	4		
BL46	0	0	0	0	0	0	0	0	0	0		
BL47	0	0	0	0	1	1	1	1	0	4		
BL48	1	1	1	1	1	1	1	1	0	8		
BL49	1	1	1	1	0	0	0	0	0	4		
BL50	0	0	0	0	0	0	0	0	0	0		
BL51	0	0	0	0	1	1	1	1	0	4		
BL52	1	1	1	1	1	1	0	0	0	6		
BL53	1	1	1	1	0	0	0	0	0	4		
BL54	0	0	0	0	0	0	1	1	0	2		
BL55	0	0	0	0	1	1	1	1	0	4		



Table 327: Data Pattern for I<sub>DD4R</sub> (DBI Off) for BL = 32 (Continued)

DBI Off Case												
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s		
BL56	0	0	0	0	0	0	0	0	0	0		
BL57	0	0	0	0	1	1	1	1	0	4		
BL58	1	1	1	1	1	1	1	1	0	8		
BL59	1	1	1	1	0	0	0	0	0	4		
BL60	0	0	0	0	0	0	1	1	0	2		
BL61	0	0	0	0	1	1	1	1	0	4		
BL62	1	1	1	1	1	1	0	0	0	6		
BL63	1	1	1	1	0	0	0	0	0	4		
# of 1s	32	32	32	32	32	32	32	32				

Note: 1. Simplified pattern; same data pattern was applied to DQ[4], DQ[5], DQ[6], and DQ[7] to reduce complexity for I<sub>DD4R</sub> pattern programming.

Table 328: Data Pattern for  $I_{DD4W}$  (DBI On) for BL = 32

DBI On Case												
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s		
BL0	0	0	0	0	0	0	0	0	1	1		
BL1	1	1	1	1	0	0	0	0	0	4		
BL2	0	0	0	0	0	0	0	0	0	0		
BL3	0	0	0	0	1	1	1	1	0	4		
BL4	0	0	0	0	0	0	1	1	0	2		
BL5	0	0	0	0	1	1	1	1	0	4		
BL6	0	0	0	0	0	0	1	1	1	3		
BL7	1	1	1	1	0	0	0	0	0	4		
BL8	0	0	0	0	0	0	0	0	1	1		
BL9	1	1	1	1	0	0	0	0	0	4		
BL10	0	0	0	0	0	0	0	0	0	0		
BL11	0	0	0	0	1	1	1	1	0	4		
BL12	0	0	0	0	0	0	1	1	0	2		
BL13	0	0	0	0	1	1	1	1	0	4		
BL14	0	0	0	0	0	0	1	1	1	3		
BL15	1	1	1	1	0	0	0	0	0	4		
BL16	0	0	0	0	0	0	1	1	1	3		
BL17	1	1	1	1	0	0	0	0	0	4		
BL18	0	0	0	0	0	0	1	1	0	2		
BL19	0	0	0	0	1	1	1	1	0	4		
BL20	0	0	0	0	0	0	0	0	0	0		



# Table 328: Data Pattern for $I_{DD4W}$ (DBI On) for BL = 32 (Continued)

DBI On Case												
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s		
BL21	0	0	0	0	1	1	1	1	0	4		
BL22	0	0	0	0	0	0	0	0	1	1		
BL23	1	1	1	1	0	0	0	0	0	4		
BL24	0	0	0	0	0	0	1	1	0	2		
BL25	0	0	0	0	1	1	1	1	0	4		
BL26	0	0	0	0	0	0	1	1	1	3		
BL27	1	1	1	1	0	0	0	0	0	4		
BL28	0	0	0	0	0	0	0	0	1	1		
BL29	1	1	1	1	0	0	0	0	0	4		
BL30	0	0	0	0	0	0	0	0	0	0		
BL31	0	0	0	0	1	1	1	1	0	4		
BL32	0	0	0	0	0	0	0	0	1	1		
BL33	1	1	1	1	0	0	0	0	0	4		
BL34	0	0	0	0	0	0	0	0	0	0		
BL35	0	0	0	0	1	1	1	1	0	4		
BL36	0	0	0	0	0	0	1	1	0	2		
BL37	0	0	0	0	1	1	1	1	0	4		
BL38	0	0	0	0	0	0	1	1	1	3		
BL39	1	1	1	1	0	0	0	0	0	4		
BL40	0	0	0	0	0	0	0	0	1	1		
BL41	1	1	1	1	0	0	0	0	0	4		
BL42	0	0	0	0	0	0	0	0	0	0		
BL43	0	0	0	0	1	1	1	1	0	4		
BL44	0	0	0	0	0	0	1	1	0	2		
BL45	0	0	0	0	1	1	1	1	0	4		
BL46	0	0	0	0	0	0	1	1	1	3		
BL47	1	1	1	1	0	0	0	0	0	4		
BL48	0	0	0	0	0	0	1	1	1	3		
BL49	1	1	1	1	0	0	0	0	0	4		
BL50	0	0	0	0	0	0	1	1	0	2		
BL51	0	0	0	0	1	1	1	1	0	4		
BL52	0	0	0	0	0	0	0	0	0	0		
BL53	0	0	0	0	1	1	1	1	0	4		
BL54	0	0	0	0	0	0	0	0	1	1		
BL55	1	1	1	1	0	0	0	0	0	4		
BL56	0	0	0	0	0	0	1	1	0	2		
BL57	0	0	0	0	1	1	1	1	0	4		



Table 328: Data Pattern for  $I_{DD4W}$  (DBI On) for BL = 32 (Continued)

DBI On Case												
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s		
BL58	0	0	0	0	0	0	1	1	1	3		
BL59	1	1	1	1	0	0	0	0	0	4		
BL60	0	0	0	0	0	0	0	0	1	1		
BL61	1	1	1	1	0	0	0	0	0	4		
BL62	0	0	0	0	0	0	0	0	0	0		
BL63	0	0	0	0	1	1	1	1	0	4		
# of 1s	16	16	16	16	16	16	32	32	16			

Note: 1. DBI enabled burst: BL0, BL6, BL8, BL14, BL16, BL22, BL26, BL28, BL32, BL38, BL40, BL46, BL48, BL54, BL58, and BL60.

Table 329: Data Pattern for  $I_{DD4R}$  (DBI On) for BL = 32

	DBI On Case									
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
BL16	0	0	0	0	0	0	1	1	1	3
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	0	0	0	0	0	0	0	0	1	1



Table 329: Data Pattern for  $I_{DD4R}$  (DBI On) for BL = 32 (Continued)

					OBI On Cas	е				
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	1	1	1	3
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	0	0	1	1
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
BL32	0	0	0	0	0	0	1	1	0	2
BL33	0	0	0	0	1	1	1	1	0	4
BL34	0	0	0	0	0	0	1	1	1	3
BL35	1	1	1	1	0	0	0	0	0	4
BL36	0	0	0	0	0	0	0	0	1	1
BL37	1	1	1	1	0	0	0	0	0	4
BL38	0	0	0	0	0	0	0	0	0	0
BL39	0	0	0	0	1	1	1	1	0	4
BL40	0	0	0	0	0	0	1	1	0	2
BL41	0	0	0	0	1	1	1	1	0	4
BL42	0	0	0	0	0	0	1	1	1	3
BL43	1	1	1	1	0	0	0	0	0	4
BL44	0	0	0	0	0	0	0	0	1	1
BL45	1	1	1	1	0	0	0	0	0	4
BL46	0	0	0	0	0	0	0	0	0	0
BL47	0	0	0	0	1	1	1	1	0	4
BL48	0	0	0	0	0	0	0	0	1	1
BL49	1	1	1	1	0	0	0	0	0	4
BL50	0	0	0	0	0	0	0	0	0	0
BL51	0	0	0	0	1	1	1	1	0	4
BL52	0	0	0	0	0	0	1	1	1	3
BL53	1	1	1	1	0	0	0	0	0	4
BL54	0	0	0	0	0	0	1	1	0	2
BL55	0	0	0	0	1	1	1	1	0	4
BL56	0	0	0	0	0	0	0	0	0	0
BL57	0	0	0	0	1	1	1	1	0	4
BL58	0	0	0	0	0	0	0	0	1	1
BL59	1	1	1	1	0	0	0	0	0	4



# Table 329: Data Pattern for $I_{DD4R}$ (DBI On) for BL = 32 (Continued)

DBI On Case										
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	# of 1s
BL60	0	0	0	0	0	0	1	1	0	2
BL61	0	0	0	0	1	1	1	1	0	4
BL62	0	0	0	0	0	0	1	1	1	3
BL63	1	1	1	1	0	0	0	0	0	4
# of 1s	16	16	16	16	16	16	32	32	16	

Note: 1. DBI enabled burst: BL0, BL6, BL8, BL14, BL16, BL22, BL26, BL28, BL34, BL36, BL42, BL44, BL48, BL52, BL58, and BL62.



#### **IDD** Specifications

 $I_{\rm DD}$  values are for the entire operating voltage range, and all of them are for the entire standard temperature range.

### **Table 330: IDD Specification Parameters and Operating Conditions**

LPDDR4:  $V_{DD2}$ ,  $V_{DDQ} = 1.06-1.17V$ ;  $V_{DD1} = 1.70-1.95V$ 

<u>LPDDR4X</u>:  $V_{DD2}$ = 1.06–1.17V;  $V_{DDQ}$  = 0.57–0.65V;  $V_{DD1}$  = 1.70–1.95V

Parameter/Condition	Symbol	Power Supply	Notes
Operating one bank active-precharge current: <sup>t</sup> CK = <sup>t</sup> CK	I <sub>DD01</sub>	V <sub>DD1</sub>	
(MIN); ${}^{t}RC = {}^{t}RC$ (MIN); CKE is HIGH; CS is LOW between valid com-	I <sub>DD02</sub>	V <sub>DD2</sub>	
mands; CA bus inputs are switching; Data bus inputs are stable; ODT is disabled	I <sub>DD0Q</sub>	V <sub>DDQ</sub>	2
<b>Idle power-down standby current:</b> <sup>t</sup> CK = <sup>t</sup> CK (MIN); CKE is	I <sub>DD2P1</sub>	V <sub>DD1</sub>	
LOW; CS is LOW; All banks are idle; CA bus inputs are switching;	I <sub>DD2P2</sub>	V <sub>DD2</sub>	
Data bus inputs are stable; ODT is disabled	I <sub>DD2PQ</sub>	$V_{\mathrm{DDQ}}$	2
Idle power-down standby current with clock stop: CK_t =	I <sub>DD2PS1</sub>	V <sub>DD1</sub>	
LOW, CK_c = HIGH; CKE is LOW; CS is LOW; All banks are idle; CA	I <sub>DD2PS2</sub>	V <sub>DD2</sub>	
bus inputs are stable; Data bus inputs are stable; ODT is disabled	I <sub>DD2PSQ</sub>	$V_{\rm DDQ}$	2
Idle non-power-down standby current: tCK = tCK (MIN); CKE is	I <sub>DD2N1</sub>	V <sub>DD1</sub>	
HIGH; CS is LOW; All banks are idle; CA bus inputs are switching;	I <sub>DD2N2</sub>	V <sub>DD2</sub>	
Data bus inputs are stable; ODT is disabled	I <sub>DD2NQ</sub>	$V_{\rm DDQ}$	2
Idle non-power-down standby current with clock stopped:	I <sub>DD2NS1</sub>	V <sub>DD1</sub>	
CK_t = LOW; CK_c = HIGH; CKE is HIGH; CS is LOW; All banks are	I <sub>DD2NS2</sub>	V <sub>DD2</sub>	
idle; CA bus inputs are stable; Data bus inputs are stable; ODT is disabled	I <sub>DD2NSQ</sub>	V <sub>DDQ</sub>	2
Active power-down standby current: <sup>t</sup> CK = <sup>t</sup> CK (MIN); CKE is	I <sub>DD3P1</sub>	V <sub>DD1</sub>	
LOW; CS is LOW; One bank is active; CA bus inputs are switching;	I <sub>DD3P2</sub>	V <sub>DD2</sub>	
Data bus inputs are stable; ODT is disabled	I <sub>DD3PQ</sub>	$V_{\rm DDQ}$	2
Active power-down standby current with clock stop: CK_t =	I <sub>DD3PS1</sub>	V <sub>DD1</sub>	
LOW, CK_c = HIGH; CKE is LOW; CS is LOW; One bank is active; CA	I <sub>DD3PS2</sub>	V <sub>DD2</sub>	
bus inputs are stable; Data bus inputs are stable; ODT is disabled	I <sub>DD3PSQ</sub>	$V_{\rm DDQ}$	3
Active non-power-down standby current: <sup>t</sup> CK = <sup>t</sup> CK (MIN);	I <sub>DD3N1</sub>	V <sub>DD1</sub>	
CKE is HIGH; CS is LOW; One bank is active; CA bus inputs are	I <sub>DD3N2</sub>	V <sub>DD2</sub>	
switching; Data bus inputs are stable; ODT is disabled	I <sub>DD3NQ</sub>	$V_{\rm DDQ}$	3
Active non-power-down standby current with clock stop-	I <sub>DD3NS1</sub>	V <sub>DD1</sub>	
<b>ped:</b> CK_t = LOW, CK_c = HIGH; CKE is HIGH; CS is LOW; One bank	I <sub>DD3NS2</sub>	V <sub>DD2</sub>	
is active; CA bus inputs are stable; Data bus inputs are stable; ODT is disabled	I <sub>DD3NSQ</sub>	V <sub>DDQ</sub>	3
<b>Operating burst READ current:</b> <sup>†</sup> CK = <sup>†</sup> CK (MIN); CS is LOW be-	I <sub>DD4R1</sub>	V <sub>DD1</sub>	
tween valid commands; One bank is active; BL = 16 or 32; RL = RL	I <sub>DD4R2</sub>	V <sub>DD2</sub>	
(MIN); CA bus inputs are switching; 50% data change each burst transfer; ODT is disabled	I <sub>DD4RQ</sub>	$V_{\mathrm{DDQ}}$	4



### Table 330: IDD Specification Parameters and Operating Conditions (Continued)

LPDDR4:  $V_{DD2}$ ,  $V_{DDO} = 1.06-1.17V$ ;  $V_{DD1} = 1.70-1.95V$ 

LPDDR4X:  $V_{DD2}$ = 1.06–1.17V;  $V_{DDO}$  = 0.57–0.65V;  $V_{DD1}$  = 1.70–1.95V

Parameter/Condition	Symbol	Power Supply	Notes
<b>Operating burst WRITE current:</b> <sup>t</sup> CK = <sup>t</sup> CK (MIN); CS is LOW be-	I <sub>DD4W1</sub>	V <sub>DD1</sub>	
tween valid commands; One bank is active; BL = 16 or 32; WL =	I <sub>DD4W2</sub>	V <sub>DD2</sub>	
WL (MIN); CA bus inputs are switching; 50% data change each burst transfer; ODT is disabled	I <sub>DD4WQ</sub>	$V_{\mathrm{DDQ}}$	3
All-bank REFRESH burst current: <sup>t</sup> CK = <sup>t</sup> CK (MIN); CKE is HIGH	I <sub>DD51</sub>	V <sub>DD1</sub>	
between valid commands; <sup>†</sup> RC = <sup>†</sup> RFCab (MIN); Burst refresh; CA	I <sub>DD52</sub>	V <sub>DD2</sub>	
bus inputs are switching; Data bus inputs are stable; ODT is disabled	I <sub>DD5Q</sub>	$V_{DDQ}$	3
All-bank REFRESH average current: <sup>t</sup> CK = <sup>t</sup> CK (MIN); CKE is	I <sub>DD5AB1</sub>	V <sub>DD1</sub>	
<b>All-bank REFRESH average current:</b> <sup>t</sup> CK = <sup>t</sup> CK (MIN); CKE is HIGH between valid commands; <sup>t</sup> RC = <sup>t</sup> REFI; CA bus inputs are switching; Data bus inputs are stable; ODT is disabled	I <sub>DD5AB2</sub>	V <sub>DD2</sub>	
	I <sub>DD5ABQ</sub>	$V_{DDQ}$	3
<b>Per-bank REFRESH average current:</b> <sup>t</sup> CK = <sup>t</sup> CK (MIN); CKE is	I <sub>DD5PB1</sub>	V <sub>DD1</sub>	
HIGH between valid commands; <sup>†</sup> RC = <sup>†</sup> REFI/8; CA bus inputs are	I <sub>DD5PB2</sub>	V <sub>DD2</sub>	
switching; Data bus inputs are stable; ODT is disabled	I <sub>DD5PBQ</sub>	$V_{DDQ}$	3
<b>Power-down self refresh current:</b> CK_t = LOW, CK_c = HIGH;	I <sub>DD61</sub>	V <sub>DD1</sub>	5, 6
CKE is LOW; CA bus inputs are stable; Data bus inputs are stable;	I <sub>DD62</sub>	V <sub>DD2</sub>	5, 6
Maximum 1x self refresh rate; ODT is disabled	I <sub>DD6Q</sub>	$V_{\rm DDQ}$	3, 5, 6

Notes: 1. ODT disabled: MR11[2:0] = 000b.

- 2. I<sub>DD</sub> current specifications are tested after the device is properly initialized.
- 3. Measured currents are the summation of  $V_{DDQ}$  and  $V_{DD2}$ .
- 4. Guaranteed by design with output load = 5pF and  $R_{ON} = 40$  ohm.
- 5. The 1x self refresh rate is the rate at which the device is refreshed internally during self refresh before going into the elevated temperature range.
- 6. This is the general definition that applies to full-array self refresh.
- 7. For all  $I_{DD}$  measurements,  $V_{IHCKE} = 0.8 \times V_{DD2}$ ;  $V_{ILCKE} = 0.2 \times V_{DD2}$ .



### **IDD** Parameters

Refer to  $\rm I_{\rm DD}$  Specification Parameters and Test Conditions section for detailed conditions.

### Table 331: I<sub>DD</sub> Parameters – Single Die (16Gb Single-Channel Die)

 $V_{DD2}$ ,  $V_{DD0} = 1.06-1.17V$ ;  $V_{DD1} = 1.70-1.95V$ ;  $T_{C} = -25^{\circ}C$  to  $+85^{\circ}C$ 

Indicate	266 Mb/s 5.00 26.00 0.75 2.40	Unit mA	Note
V_DD2	26.00 0.75	mA	
DDQP	0.75		
VDD1			
VDD2	2.40		
V_DDQ		mA	
DD2PS1	3.40		
IDD2PS2         VDD2           IDD2PSQ         VDDQ           IDD2N1         VDD1           IDD2N2         VDD2           IDD2NQ         VDDQ	0.75		
VDDQ           VDD1           VDD2N2           VDD2           VDDQ	2.40	mA	
V <sub>DD1</sub>	3.40		
DD2N2 VDD2 VDDQ	0.75		
DD2N2 VDD2 VDDQ	2.40	mA	
	14.00		
	0.75		
$V_{\rm DD1}$	2.40	mA	
DD2NS2 V <sub>DD2</sub>	12.00		
DD2NSQ V <sub>DDQ</sub>	0.75		
$V_{\rm DD1}$	2.40	mA	
$V_{DD3P2}$	6.20		
$V_{\rm DDQ}$	0.75		
V <sub>DD1</sub>	2.40	mA	
$V_{DD3PS2}$	6.20		
$V_{\rm DDQ}$	0.75		
$V_{\rm DD1}$	3.40	mA	
$V_{DD3N2}$	16.00		
DD3NQ V <sub>DDQ</sub>	0.75		
I <sub>DD3NS1</sub> V <sub>DD1</sub>	3.40	mA	
$V_{DD3NS2}$	14.00		
I <sub>DD3NSQ</sub> V <sub>DDQ</sub>	0.75		
I <sub>DD4R1</sub> V <sub>DD1</sub>	11.00	mA	2, 3
	205.00		
$I_{\rm DD4RQ}$ $V_{\rm DDQ}$	93.90		
V <sub>DD1</sub>	JJ.JU		2
I <sub>DD4W2</sub> V <sub>DD2</sub>	11.00	mA	
$I_{DD4WQ}$ $V_{DDQ}$		mA	2



# 200b: x32 LPDDR4X/LPDDR4 SDRAM General LPDDR4 Specification

#### Table 331: I<sub>DD</sub> Parameters - Single Die (16Gb Single-Channel Die) (Continued)

 $V_{DD2}$ ,  $V_{DD0} = 1.06-1.17V$ ;  $V_{DD1} = 1.70-1.95V$ ;  $T_C = -25$ °C to +85°C

		Speed Grade		
Symbol	Supply	4266 Mb/s	Unit	Note
I <sub>DD51</sub>	V <sub>DD1</sub>	23.00	mA	
I <sub>DD52</sub>	V <sub>DD2</sub>	110.00		
I <sub>DD5Q</sub>	$V_{DDQ}$	0.75		
I <sub>DD5AB1</sub>	V <sub>DD1</sub>	6.60	mA	
I <sub>DD5AB2</sub>	V <sub>DD2</sub>	24.00		
I <sub>DD5ABQ</sub>	$V_{DDQ}$	0.75		
I <sub>DD5PB1</sub>	V <sub>DD1</sub>	4.80	mA	
I <sub>DD5PB2</sub>	V <sub>DD2</sub>	24.00		
I <sub>DD5PBQ</sub>	$V_{DDQ}$	0.75		

Notes:

- 1. Published I<sub>DD</sub> values except I<sub>DD4RQ</sub> are the maximum I<sub>DD</sub> values considering the worst-case conditions of process, temperature, and voltage.
- 2. BL = 16, DBI disabled.
- 3.  $I_{DD4RQ}$  value is reference only. Typical value.  $V_{OH} = V_{DDQ}/3$ ;  $T_{C} = 25^{\circ}C$

#### Table 332: I<sub>DD6</sub> Full-Array Self Refresh Current – Single Die (16Gb Single-Channel Die)

 $V_{DD2}$ ,  $V_{DDQ} = 1.06-1.17V$ ;  $V_{DD1} = 1.70-1.95V$ 

Temperature	Supply	Full-Array Self Refresh Current	Unit
25°C	V <sub>DD1</sub>	0.52	mA
	$V_{DD2}$	1.16	
	$V_{DDQ}$	0.01	
85°C	V <sub>DD1</sub>	4.30	mA
	$V_{DD2}$	9.00	
	$V_{DDQ}$	0.75	

Note: 1. I<sub>DD6</sub> 25°C is the typical value in the distribution with nominal V<sub>DD</sub> and a reference-only value. I<sub>DD6</sub> 85°C is the maximum I<sub>DD</sub> guaranteed value considering the worst-case conditions of process, temperature, and voltage.



## **Byte Mode**

### **SDRAM Addressing (Byte Mode)**

Table below shows addressing for byte mode. As for x16 mode, refer to SDRAM Addressing section.

**Table 333: Dual Channel Byte Mode Addressing** 

Memory Den-				2.21		
sity	8Gb	12Gb	16Gb	24Gb	32Gb	
Device density (per channel)	4Gb	6Gb	8Gb	12Gb	16Gb	
Configuration	64Mb x 8 DQ x 8 bank x 2 chan- nels	96Mb x 8 DQ x 8 bank x 2 chan- nels	128Mb x 8 DQ x 8 bank x 2 chan- nels	192Mb x 8 DQ x 8 bank x 2 channels	256Mb x 8 DQ x 8 bank x 2 channels	
Number of 2 channels (per die)		2	2	2	2	
Number of 8 banks (per channel)		8	8	8	8	
Array prefetch (bits, per channel) 128		128	128	128	128	
Number of rows 65,536 (per channel)		98,304	131,072	196,608	262,144	
Number of col- umns (fetch bounda- ries)		64	64	64	64	
Page size (Bytes)	1024	1024	1024	1024	1024	
Channel density (bits per chan- nel)	4,294,967,296	6,442,450,944	8,589,934,592	12,884,901,888	17,179,869,184	
Bank address	BA[2:0]	BA[2:0]	BA[2:0]	BA[2:0]	BA[2:0]	
Row address R[15:0]		R[16:0] (R[15] = 0 when R[16] = 1)	R[16:0]	R[17:0] (R[16] = 0 when R[17] = 1)	R[17:0]	
Column address	C[9:0]	C[9:0]	C[9:0]	C[9:0]	C[9:0]	
Burst starting address boun- dary	64-bit	64-bit	64-bit	64-bit	64-bit	



#### **Table 334: Single Channel Byte Mode Addressing**

Memory Den- sity	4Gb	6Gb	8Gb	12Gb	16Gb	
Configuration	64Mb x 8 DQ x 8 bank	96Mb x 8 DQ x 8 bank	128Mb x 8 DQ x 8 bank	192Mb x 8 DQ x 8 bank	256Mb x 8 DQ x 8 bank	
Number of channels (per die)	1	1	1	1	1	
Number of 8 banks (per channel)		8	8	8	8	
Array prefetch (bits, per channel)		128	128	128	128	
Number of rows 65,536 (per channel)		98,304	131,072	196,608	262,144	
Number of col- umns (fetch bounda- ries)		64	64	64	64	
Page size (Bytes)	1024	1024	1024	1024	1024	
Channel density (bits per chan- nel)	4,294,967,296	6,442,450,944	8,589,934,592	12,884,901,888	17,179,869,184	
Bank address	BA[2:0]	BA[2:0]	BA[2:0]	BA[2:0]	BA[2:0]	
Row address	R[15:0]	R[16:0] (R[15] = 0 when R[16] = 1)	R[16:0]	R[17:0] (R[16] = 0 when R[17] = 1)	R[17:0]	
Column address	C[9:0]	C[9:0]	C[9:0]	C[9:0]	C[9:0]	
Burst starting address boun- dary	64-bit	64-bit	64-bit	64-bit	64-bit	



#### **Mode Register**

#### **Mode Register Assignments and Definitions**

Hereafter describes byte mode related mode registers only. Refer to the Mode Register Assignments table for details of  $\times 16$  mode and  $\times 16/\times 8$  common mode related registers.

Mode register definitions are provided in the Mode Register Assignments table below. In the access column of the table, R indicates read-only; W indicates write-only; R/W indicates read-, or write-capable, or enabled. The MRR command is used to read from a register. The MRW command is used to write to a register.

#### **Table 335: Mode Register Assignments**

Notes 1-5 apply to entire table

MR#	MA[5:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
0	00h	Device info	R	RFU	RFU	RFU	RZ	QI	RFU	LM	REF
1	01h	Device feature 1	W	RD-PST	n\	WR (for A	P)	RD-PRE	WR-PRE	E	BL
2	02h	Device feature 2	W	WR Lev	WLS		WL			RL	
8	08h	Basic config-4	R	I/O v	vidth	Density Type			pe		
12	0Ch	V <sub>REF(CA)</sub>	R/W	CBT mode	VR <sub>CA</sub>	V <sub>REF(CA)</sub>					
17	11h	PASR_Seg	W			Р	ASR segn	nent mask	(		
22	16h	ODT feature 2	W	×8ODT D[15:8]	×80DT D[7:0]	ODTD ODTE ODTE SoC ODT -CA -CS -CK					
31	1Fh	Byte mode V <sub>REF</sub> selection	W	,	de V <sub>REF</sub>	RFU					

- Notes: 1. RFU bits must be set to 0 during MRW commands.
  - 2. RFU bits are read as 0 during MRR commands.
  - 3. All mode registers that are specified as RFU or write-only shall return undefined data when read via an MRR command.
  - 4. RFU mode registers must not be written.
  - 5. Writes to read-only registers will not affect the functionality of the device.

#### Table 336: MR0 Device Feature 0 (MA[5:0] = 00h)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
RFU			RZ		RFU	LM	REF

#### **Table 337: MR0 Op-Code Bit Definitions**

Register Information	Tag	Туре	OP	Definition	Notes
Refresh mode	REF	Read only	OP[0]	0b: Both legacy and modified refresh mode supported	
				1b: Only modified refresh mode supported	
Latency mode	LM	Read	OP[1]	0b: N/A	5
		only		1b: Device supports byte mode latency	



#### **Table 337: MR0 Op-Code Bit Definitions (Continued)**

Register Information	Tag	Туре	OP	Definition	Notes
Built-in self-test for RZQ	RZQI	Read	OP[4:3]	00b: RZQ self test not supported	1–4
information		only		01b: ZQ may connect to V <sub>SSQ</sub> or float	
				10b: ZQ may short to V <sub>DDQ</sub>	
				11b: ZQ pin self-test completed, no error condition	
				detected (ZQ may not connect to V <sub>SSQ</sub> , float or short	
				to V <sub>DDQ</sub> )	

- Notes: 1. RZQI, if supported, will be set upon completion of the MRW ZQ INITIALIZATION CALI-BRATION command.
  - 2. If ZQ is connected to V<sub>SSO</sub> to set default calibration, OP[4:3] must be set to 01b. If ZQ is not connected to V<sub>SSO</sub>, either OP[4:3] = 01b or OP[4:3] = 10b might indicate a ZQ pin assembly error. It is recommended that the assembly error be corrected.
  - 3. In the case of possible assembly error, the device will default to factory trim settings for RON, and will ignore ZQ CALIBRATION commands. In either case, the device may not function as intended.
  - 4. If the ZQ pin self-test returns OP[4:3] = 11b, the device has detected a resistor connected to the ZQ pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor meets the specified limits (that is, 240 $\Omega \pm 1\%$ ).
  - 5. Byte mode devices support only byte mode latencies.

#### Table 338: MR1 Device Feature 1 (MA[5:0] = 01h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
RD-PST		nWR (for AP)		RD-PRE	WR-PRE	В	BL

#### **Table 339: MR1 Op-Code Bit Definitions**

Feature	Туре	ОР	Definition	Notes
BL	Write	OP[1:0]	00b: BL = 16 sequential (default)	1, 5, 6
Burst length	only		01b: BL = 32 sequential	
	10b: BL = 16 or 32 sequential (on-the-fly)			
			11b: Reserved	
WR-PRE	Write	OP[2]	0b: Reserved	5, 6
Write preamble length	only		1b: WR preamble = 2 × <sup>t</sup> CK	
RD-PRE	Write	OP[3]	0b: RD preamble = Static (default)	3, 5, 6
Read preamble type	only		1b: RD preamble = Toggle	



#### **Table 339: MR1 Op-Code Bit Definitions (Continued)**

Feature	Туре	OP	Definition	Notes
<i>n</i> WR	Write	OP[6:4]	000b: <i>n</i> WR = 6 (default)	2, 5, 6
Write-recovery for AUTO	only		001b: <i>n</i> WR = 12	
PRECHARGE command			010b: <i>n</i> WR = 16	
			011b: <i>n</i> WR = 22	
			100b: <i>n</i> WR = 28	
			101b: <i>n</i> WR = 32	
			110b: <i>n</i> WR = 38	
			111b: <i>n</i> WR = 44	
RD-PST	Write	OP[7]	0b: RD postamble = 0.5 × <sup>t</sup> CK (default)	4, 5, 6
Read postamble length	only		1b: RD postamble = $1.5 \times {}^{t}CK$	

- Notes: 1. Burst length on-the-fly can be set to either BL = 16 or BL = 32 by setting the BL bit in the command operands. See the Command Truth Table.
  - 2. The programmed value of nWR is the number of clock cycles the device uses to determine the starting point of an internal precharge after a write burst with auto precharge (AP) enabled. See Frequency Ranges for RL, WL, and nWR Settings table.
  - 3. For READ operations, this bit must be set to select between a toggling preamble and a non-toggling preamble. (See Preamble section.)
  - 4. OP[7] provides an optional READ postamble with an additional rising and falling edge of DQS t. The optional postamble cycle is provided for the benefit of certain memory controllers.
  - 5. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address.
  - 6. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, that is, the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device and may be changed without affecting device operation.

#### Table 340: MR2 Device Feature 2 (MA[5:0] = 02h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	ОР0
WR Lev	WLS		WL			RL	



#### **Table 341: MR2 Op-Code Bit Definitions**

Feature	Туре	ОР	Definition	Notes
RL	Write-	OP[2:0]	RL and $n$ RTP for DBI-RD disabled (MR3 OP[6] = 0b, MR0 OP[1]	1, 3, 4
READ latency	only		= 1b)	
			000b: RL = 6, nRTP = 8 (default)	
			001b: RL = 10, <i>n</i> RTP = 8	
			010b: RL = 16, <i>n</i> RTP = 8	
			011b: RL = 22, <i>n</i> RTP = 8	
			100b: RL = 26, <i>n</i> RTP = 10	
			101b: RL = 32, nRTP = 12	
			110b: RL = 36, <i>n</i> RTP = 14	
			111b: RL = 40, nRTP = 16	
			RL and $n$ RTP for DBI-RD enabled (MR3 OP[6] = 1b, MR0 OP[1] = 1b)	
			000b: RL = 6, <i>n</i> RTP = 8	
			001b: RL = 12, <i>n</i> RTP = 8	
			010b: RL = 18, <i>n</i> RTP = 8	
			011b: RL = 24, <i>n</i> RTP = 8	
			100b: RL = 30, nRTP = 10	
			101b: RL = 36, nRTP = 12	
			110b: RL = 40, nRTP = 14	
			111b: RL = 44, nRTP = 16	
WL	Write-	OP[5:3]	WL set A (MR2 OP[6] = 0b)	1, 3, 4
WRITE latency	only		000b: WL = 4	
			001b: WL = 6	
			010b: WL = 8	
			011b: WL = 10	
			100b: WL = 12	
			101b: WL = 14	
			110b: WL = 16	
			111b: WL = 18	
			WL set B (MR2 OP[6] = 1b)	
			000b: WL = 4	
			001b: WL = 8	
			010b: WL = 12	
			011b: WL = 18	
			100b: WL = 22	
			101b: WL = 26	
			110b: WL = 30	
			111b: WL = 34	



**Table 341: MR2 Op-Code Bit Definitions (Continued)** 

Feature	Туре	OP	Definition	Notes
WLS WRITE latency	Write- only	OP[6]	0b: Use WL set A (default) 1b: Use WL set B	1, 3, 4
set				
WR Lev	Write-	OP[7]	0b: Disable write leveling (default)	2
Write leveling	only		1b: Enable write leveling	

- Notes: 1. See Latency Code Frequency Table for allowable frequency ranges for RL/WL/nWR.
  - 2. After an MRW command to set the write leveling enable bit (OP[7] = 1b), the device remains in the MRW state until another MRW command clears the bit (OP[7] = 0b). No other commands are allowed until the write leveling enable bit is cleared.
  - 3. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command this MR address, or read from with an MRR command to this address.
  - 4. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, that is, the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device and may be changed without affecting device operation.
  - 5. nRTP is valid for BL16 only. For BL32, the SDRAM will add 8 clocks to the nRTP value before starting a precharge.

Table 342: Byte Mode Frequency Ranges for RL, WL, and nWR

Read L	atency	Write L	atency			Lower Clock	Upper Clock
No DBI (nCK)	w/DBI (nCK)	Set A (nCK)	Set B (nCK)	nWR (nCK)	nRTP (nCK)	Frequency Limit (> MHz)	Frequency Limit (≤MHz)
6	6	4	4	6	8	10	266
10	12	6	8	12	8	266	533
16	18	8	12	16	8	533	800
22	24	10	18	22	8	800	1066
26	30	12	22	28	10	1066	1333
32	36	14	26	32	12	1333	1600
36	40	16	30	38	14	1600	1866
40	44	18	34	44	16	1866	2133

Table 343: MR8 Basic Configuration 4 (MA[5:0] = 08h)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
IO W	/idth		Der	nsity		Ту	pe



#### **Table 344: MR8 Op-Code Bit Definitions**

Function	Register Type	Operand	Data
Туре	Read-only	OP[1:0]	00b: S16 SDRAM (16n prefetch)
			All others: Reserved
Density	]	OP[5:2]	0000b: 2Gb per channel
			0001b: 3Gb per channel
			0010b: 4Gb per channel
			0011b: 6Gb per channel
			0100b: 8Gb per channel
			0101b: 12Gb per channel
			0110b: 16Gb per channel
			All others: Reserved
IO width	] [	OP[7:6]	01b: ×8 per channel
			All others: Reserved

#### Table 345: MR12 Register Information (MA[5:0] = 0Ch)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
CBT mode	VR <sub>CA</sub>			$V_{REI}$	F(CA)		

#### **Table 346: MR12 Op-Code Bit Definitions**

Feature	Туре	OP	Data	Notes
V <sub>REF(CA)</sub>	Read/	OP[5:0]	000000b–110010b: See V <sub>REF</sub> Settings table	
V <sub>REF(CA)</sub> settings	Write		All others: Reserved	
VR <sub>CA</sub>	Read/	OP[6]	0b: V <sub>REF(CA)</sub> range[0] enabled	
V <sub>REF(CA)</sub> range	Write		1b: V <sub>REF(CA)</sub> range[1] enabled (default)	
CBT mode	Read/	OP[7]	0b: Mode 1 (default)	
	Write		1b: Mode 2	

#### Table 347: MR17 PASR Segment Mask (MA[5:0] = 11h)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
			PASR segn	nent mask			

#### **Table 348: MR17 PASR Segment Mask Definitions**

Function	Register Type	Operand	Data
PASR segment mask	Write-only	OP[7:0]	0b: Segment refresh enabled (default)
			1b: Segment refresh disabled



**Table 349: MR17 PASR Segment Mask** 

		Segment	4Gb	6Gb	8Gb	12Gb	16Gb	24Gb	32Gb
Segment	OP[n]	Mask	R14:R12	R15:R13	R15:R13	R16:R14	R16:R14	TBD	TBD
0	0	xxxxxxx1	000b						
1	1	xxxxxx1x		001b					
2	2	xxxxx1xx				010b			
3	3	xxxx1xxx				011b			
4	4	xxx1xxxx				100b			
5	5	xx1xxxxx				101b			
6	6	x1xxxxxx	110b	Not	110b	Not	110b	Not	110b
7	7	1xxxxxxx	111b	allowed	111b	allowed	111b	allowed	111b

- Notes: 1. This table indicates the range of row addresses in each masked segment. "x" is don't care for a particular segment.
  - 2. PASR segment masking is per-channel. For dual channel designs, PASR for each channel must set separately.
  - 3. For 6Gb, 12Gb, and 24Gb densities, OP[7:6] must always be LOW (-00b).

#### Table 350: MR22 Register Information (MA[5:0] = 16h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
×8ODTD[15:8]	×8ODTD[7:0]	ODTD-CA	ODTE-CS	ODTE-CK		SoC ODT	

#### **Table 351: MR22 Register Information**

Function	Туре	OP	Data	Notes
SoC ODT (controller ODT val-	Write-only	OP[2:0]	000b: Disable (default)	1, 2, 3
ue for V <sub>OH</sub> calibration)			001b: R <sub>ZQ</sub> /1 (Illegal if MR3 OP[0] = 0b)	
			010b: R <sub>ZQ</sub> /2	
			011b: R <sub>ZQ</sub> /3 (Illegal if MR3 OP[0] = 0b)	
			100b: R <sub>ZQ</sub> /4	
			101b: R <sub>ZQ</sub> /5 (Illegal if MR3 OP[0] = 0b)	
			110b: R <sub>ZQ</sub> /6 (Illegal if MR3 OP[0] = 0b)	
			111b: RFU	
ODTE-CK (CK ODT enabled	Write-only	OP[3]	ODT bond PAD is ignored	2, 3, 4, 5
for non-terminating rank)			0b: ODT-CK enable (default)	
			1b: ODT-CK disable	
ODTE-CS (CS ODT enabled for	Write-only	OP[4]	ODT bond PAD is ignored	2, 3, 4, 5
non-terminating rank)			0b: ODT-CS enable (default)	
			1b: ODT-CS disable	



**Table 351: MR22 Register Information (Continued)** 

Function	Туре	OP	Data	Notes
ODTD-CA (CA ODT termina-	Write-only	OP[5]	ODT bond PAD is ignored	2, 3, 4, 5
tion disable)			0b: CA ODT enable (default)	
			1b: CA ODT disable	
×8ODTD[7:0]	Write-only	OP[6]	[7:0] byte selected device	4, 5, 6, 8
(CA/CLK ODT termination disable, [7:0] byte select)			0b: ODT-CS/CA/CLK follows MR11 OP[6:4] & MR22 OP[5:3] (default)	
			1b: ODT-CS/CA/CLK disabled	
×8ODTD[15:8]	Write-only	OP[7]	[15:8] byte selected device	4, 5, 7, 8
(CA/CLK ODT termination disable, [15:8] byte select)			0b: ODT-CS/CA/CLK follows MR11 OP[6:4] & MR22 OP[5:3] (default)	
			1b: ODT-CS/CA/CLK disabled	

- Notes: 1. All values are typical.
  - 2. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
  - 3. There are two physical registers assigned to each bit of this MR parameter: designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, for example, the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting the device operation.
  - 4. The ODT\_CA pin is ignored by LPDDR4X devices. The ODT\_CA pin shall be connected to either VDD2 or VSS. CA/ CS/ CK ODT is fully controlled through MR11 and MR22. Before enabling CA termination via MR11, all ranks should have appropriate MR22 termination settings programmed.
  - 5. To ensure operation in a multi-rank configuration, when CA, CK, or CS ODT are enabled via MR11 OP[6:4] and also via MR22 setting, the rank providing ODT will continue to terminate the command bus in all DRAM states including active self refresh, self refresh power-down, active power-down, and precharge power-down.
  - 6. To ensure proper operation for ×8 devices, MR22 OP[6] = 1, disables CS/CA and CLK ODT of the lower byte selected device regardless of the MR11 and MR22 OP[5:0] settings.
  - 7. To ensure proper operation for ×8 devices, MR22 OP[7] = 1, disables CS/CA and CLK ODT of the upper byte selected device regardless of the MR11 and MR22 OP[5:0] settings.
  - 8. Designation of bytes [15:8] and [7:0] are defined by the vendor and are not programmable.

**Table 352: Command Bus ODT State** 

		MR22					ODT_CA Pa	ad Ignored		
ODTD By	te Mode	ODT CA	ODT CS	ODT CK	C	CA CS		C	СК	
OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	UDQ LDQ		UDQ	LDQ	UDQ	LDQ
0	0	0	0	0	Т	Т	Т	Т	Т	Т
0	0	0	0	1	Т	Т	Т	Т		



#### **Table 352: Command Bus ODT State (Continued)**

		MR22					ODT_CA Pa	ad Ignored	l	
ODTD By	te Mode	ODT CA	ODT CS	ODT CK	C	A	C	:S	C	K
OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	UDQ	LDQ	UDQ	LDQ	UDQ	LDQ
0	0	0	1	0	Т	Т			Т	Т
0	0	0	1	1	Т	Т				
0	0	1	0	0			Т	Т	Т	Т
0	0	1	0	1			Т	Т		
0	0	1	1	0					Т	Т
0	0	1	1	1						
0	1	0	0	0	Т		Т		Т	
0	1	0	0	1	Т		Т			
0	1	0	1	0	Т				Т	
0	1	0	1	1	Т					
0	1	1	0	0			Т		Т	
0	1	1	0	1			Т			
0	1	1	1	0					Т	
0	1	1	1	1						
1	0	0	0	0		Т		Т		Т
1	0	0	0	1		Т		Т		
1	0	0	1	0		Т				Т
1	0	0	1	1		Т				
1	0	1	0	0				Т		Т
1	0	1	0	1				Т		
1	0	1	1	0						Т
1	0	1	1	1						
1	1	V	V	V						

- Notes: 1. T: Signal is terminated, Blank: Signal is not terminated
  - 2. UDQ: Upper DQ device ([15:8] byte selected device), LDQ: Lower DQ device ([7:0] byte selected device)
  - 3. V: Valid 0 or 1

#### Table 353: MR31 Register Information (MA[5:0] = 1Fh)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Byte mode V	r <sub>REF</sub> selection			RF	U		



#### Table 354: MR31 Register Information

Function	Туре	OP	Data	Notes
Byte mode $V_{\text{REF}}$ selection lower byte	Write-only	OP[6]	0b: ×16 device and no byte mode selection (default)	1, 2, 3
			1b: Disable to update MR12/MR14 for lower byte	
Byte mode V <sub>REF</sub> selection upper byte	Write-only	OP[7]	0b: ×16 device and no byte mode selection (default)	1, 2, 3
			1b: Disable to update MR12/MR14 for upper byte	

- Notes: 1. The byte mode V<sub>REF</sub> selection is optional. Contact Micron for the availability to support
  - 2. When byte mode  $V_{RFF}$  selection is applied, the non-targeted byte is required to disable to update V<sub>REF(CA)</sub> and V<sub>REF(DO)</sub> setting, assigned in MR12 and MR14 OP[6:0], for the other targeted byte.
    - In order to update MR12/MR14 setting only for upper byte, it is required to disable byte mode selection on lower byte, as applying MR31 OP[7:6] = 01b.
    - In order to update MR12/MR14 setting only for lower byte, it is required to disable byte mode selection on upper byte, as applying MR31 OP[7:6] = 10b.
    - When OP[7:6] = 00b is applied, both lower byte and upper byte will be updated.
  - 3. When the configuration is not composed of byte mode device, MR31 OP[7:6] shall be the default value, 00b.

#### **Command Bus Training**

The LPDDR4 SDRAM command bus must be trained before enabling termination for high-frequency operation. the device provides an internal V<sub>REF(CA)</sub> that defaults to a level suitable for un-terminated, low-frequency operation. The  $V_{\text{REF}(CA)}$  must be trained to achieve suitable receiver voltage margin for terminated, high-frequency operation. The training methodology described here centers the internal  $V_{\text{REF}(CA)}$  in the CA data eye and at the same time allows for timing adjustments of the CS and CA signals to meet setup/hold requirements. Because it can be difficult to capture commands prior to training the CA inputs, the training methodology described here uses a minimum of external commands to enter, train and exit the command bus training methodology.

Note: It is up to the system designer to determine what constitutes low-frequency and high-frequency based on the capabilities of the system. Low-frequency should then be defined as an operating frequency in which the system can reliably communicate with the device before command bus training is executed.

The byte mode device supports two command bus training (CBT) modes.

- 1. Mode 1: DQ pins are only used as output pins and the  $V_{REF(CA)}$  input procedure is removed from the CBT function for x8 per channel device.
- 2. Mode 2: DQ pins become input pins for setting V<sub>REF(CA)</sub> level, output pins to feedback captured CA value by CS signal. Switching from input to output is triggered by CS pulse, automatically returns to input state after output is finished.

Selection of CBT mode set by MR12 OP[7].

The LPDDR4 SDRAM die has a bond pad (ODT\_CA) for MULTI-RANK operation. In the multi-rank system, the terminating rank should be trained first, followed by the nonterminating rank(s). See the ODT section for more information.



#### **Training Mode 1**

The LPDDR4 SDRAM uses frequency set points (FSP) to enable multiple operating settings for the die. The device defaults to FSP-OP[0] at power-up, loading the default settings to operate in un-terminated, low-frequency environments. Prior to training, the mode register settings should be configured by setting MR13 OP[6] = 1b (FSP-WR[1]) and setting all other mode register bits including MR12 OP[6:0] ( $V_{REF(CA)}$  range and setting) for FSP-OP[1] to the desired settings for high-frequency operations. Prior to entering command bus training, the device will be operating from FSP-OP[x]. Upon command bus training entry when CKE is driven LOW, the device will automatically switch to the alternate FSP register set (FSP OP[y]) and use the alternate register settings during training . Upon training exit when CKE is driven HIGH, the device will automatically switch back to the original FSP register set (FSP-OP[x]), returning to the "known-good" state thaw was operating prior to training.

To set MRx OP[y] = 0b: CBT training mode 1

- 1. To enter CBT mode, issue an MRW-1 command followed by an MRW-2 command to set MR13 OP[0] = 1b (Command bus training enabled).
- 2. After time <sup>t</sup>MRD, CKE may be set LOW, causing the device to switch from FSP-OP[x] to FSP-OP[y], completing entry into CBT mode. The status of DQS\_t, DQS\_c, DQ, and DMI are as follows
- 3. After time <sup>t</sup>MRD, CKE may be set LOW, causing the device to switch from FSP-OP[x] to FSP-OP[y], and completing the entry into command bus training mode. A status of DQS\_t, DQS\_c, DQ, and DMI are as follows, and DQ ODT state will be followed FREQUENCY SET POINT function except output pins.
- 4. At time <sup>t</sup>CAENT later, device can accept to input CA training pattern via CA bus.
- 5. To verify that the receiver has the correct  $V_{REF(CA)}$  setting and to further train the CA eye relative to clock (CK), values latched at the receiver on the CA bus are asynchronously output to the DO bus.
- 6. To exit command bus training mode, drive CKE HIGH, and after time <sup>t</sup>XCBT issue the MRW-1 command followed by the MRW-2 command to set MR13 OP[0] = 0b. After time <sup>t</sup>MRW the device is ready for normal operation. After training exit the device will automatically switch back to the FSP-OP registers that were in use prior to training.

Command bus training may executed from idle or self refresh states. When executing CBT within the self refresh state, the device must not be in a power-down state (for example. CKE must be HIGH prior to training entry). Command bus training entry and exit is the same, regardless of the device state from which CBT is initiated.

#### Training Sequence of Mode 1 for Single-Rank Systems

The example shown assumes an initial low-frequency, non-terminating operating point, training a high-frequency, terminating operating point. The **bold** text is low-frequency, *italics* text is high-frequency. Any operating point may be trained from any known-good operating point.

- 1. Set MR13 OP[6] = 1b to enable writing to frequency set point "y" (FSP-WR[y]) (or FSP-OP[x], See note).
- 2. Write FSP-WR[y] (or FSP-WR[x]) registers for all channels to set up high-frequency operating parameters including  $V_{\text{REF(CA)}}$  range and setting.
- 3. Issue MRW-1 and MRW-2 commands to enter command bus training mode
- 4. Drive CKE LOW, and change CK frequency to the high-frequency operating point.
- 5. Perform command bus training (CS and CA).



- 6. Exit training, a change CK frequency to the low-frequency operating point prior to driving CKE HIGH, then issue MRW-1 and MRW-2 commands. When CKE is driven HIGH, the device will automatically switch back to the FSP-OP registers that were in use prior to training (for example, trained values are not retained by the device).
- 7. Issue MRW-1 and MRW-2 commands to switch to FSP-OP[y] (or FSP-OP[x]), to turn on termination, and change CK frequency to the high frequency operating point. At this point the command bus is trained and you may proceed to other training or normal operation.

Repeat steps 1 through 2 (Table below) until the proper V<sub>REF(CA)</sub> level is established.

**Table 355: Command Bus Training Steps** 

Step	1	2	3 (1)	4 (2)
Mode	Normal	CBT	Normal	CBT
Operating frequency	Low	High	Low	High
FSP-OP	0	1	0	1
FSP-WR	1	1	1	1
Operation	V <sub>REF(CA)</sub> range/value setting via MRW	Training pattern input then comparison be- tween output data and expected data	V <sub>REF(CA)</sub> range/value setting via MRW	Training pattern input then comparison be- tween output data and expected data.

#### **Training Sequence of Mode 1 for Multi-Rank Systems**

The a example shown here is assuming an initial low-frequency operating point, training a high-frequency operating point. The **bold** text is low-frequency, *italic* text is high-frequency. Any operating point may be trained from any known-good operating point.

- 1. Set MR13 OP[6] = 1b to enable writing to frequency set point "y" (FSP-WR[y]) (or FSP-WR[x].
- 2. Write FSP-WR[y] (or FSP-WR[x]) registers for all channels and ranks to set up high frequency operating parameters including  $V_{REF(CA)}$  range and setting.
- 3. Read MR0 OP[7] on all channels and ranks to determine which die are terminating, signified by MR0 OP[7] = 1b.
- 4. Issue MRW-1 and MRW-2 commands to enter command bus training mode on the terminating rank.
- 5. Drive CKE LOW on the terminating rank (or all ranks), and change CK frequency to the high-frequency operating point.
- 6. Perform command bus training on the terminating rank (CS and CA).
- 7. Exit training by driving CKE HIGH, change CK frequency to the low-frequency operating point, and issue MRW-1 and MRW-2 commands to write the trained values to FSP-WR[y] (or FSP-WR[x]). When CKE is driven HIGH, the device will automatically switch back to the FSP-OP registers that were in use prior to training.
- 8. Issue MRW-1 and MRW-2 command to enter training mode on the non-terminating rank (but keep CKE HIGH)
- 9. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y] (or FSP-OP[x]), to turn on termination, and change CK frequency to the high frequency operating point.



- 10. Drive CKE LOW on the non-terminating (or all) ranks. The non-terminating rank(s) will now be using FSP-OP[y] (or FSP-OP[x]).
- 11. Perform command bus training on the non-terminating rank (CS and CA).
- 12. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[x] (or FSP-OP[y]) to turn off termination.
- 13. Exit training by driving CKE HIGH on the non-terminating rank, change CK frequency to the low frequency operating point, and issue MRW-1 and MRW-2 commands. When CKE is driven HIGH, the device will automatically switch back to the FSP-OP registers that were in use prior to training.
- 14. Write the trained values to FSP-WR[y] (or FSP-WR[x]) by issuing MRW-1 and MRW-2 commands to the device and setting all applicable mode register parameters.
- 15. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y] (or FSP-OP[x]), to turn on termination, and change CK frequency to the high frequency operating point. At this point the command bus is trained for both ranks and you may proceed to other training or normal operation.

#### Relation Between the CA Input Pin and the DQ Output Pin for Mode 1

The relation between CA input pin DQ output pin is shown in the following table.


**Table 356: Mapping of CA Input Pin and DQ Output Pin** 

			Мар	pping		
CA number	CA5	CA4	CA3	CA2	CA1	CA0
DQ number	DQ5 (DQ13)	DQ4 (DQ12)	DQ3 (DQ11)	DQ2 (DQ10)	DQ1 (DQ9)	DQ0 (DQ8)



#### **Timing for CA Training Mode 1**


Figure 207: Entering CBT Mode and CA Training Pattern (Input and Output)



- 1. After <sup>t</sup>CKELCK clock can be stopped or frequency changed any time.
- 2. The input clock condition should be satisfied <sup>t</sup>CKPRECS and <sup>t</sup>CKPSTCS.
- 3. Continue to drive CK, and hold CA and CS pins LOW until <sup>t</sup>CKELCK after CKE is LOW (which disables command decoding).
- 4. When CKE is driven LOW, the device will switch its FSP-OP registers to use the alternate (for example, non-active) set. Example: If the device is currently using FSP-OP[0], then it will switch to FSP-OP[1] when CKE is driven LOW. All operating parameters should be written to the alternate mode registers before entering command bus training to ensure that ODT settings, RL/WL/nWR setting, and so on, are set to the correct values. If the alternate FSP-OP has ODT\_CA disabled then termination will not enable in CA bus training mode. If the ODT\_CA pad is bonded to V<sub>SS</sub> or floating, ODT\_CA termination will never enable for that die.
- 5. When CKE is driven LOW in command bus training mode, the device will change operation to the alternate FSP, for example. non-active FSP programmed in the FSP-OP mode register.




Figure 208: Exiting CBT Mode with Valid Command



- 1. CK must meet <sup>t</sup>CKCKEH before CKE is driven HIGH. When CKE is driven HIGH the clock frequency must be returned to the original frequency (the frequency corresponding to the FSP at which command bus training mode was entered).
- 2. CS and CA[5:0] must be deselect (all LOW) <sup>t</sup>CKCKEH before CKE is driven HIGH.
- 3. When CKE is driven HIGH, the device's ODT\_CA will revert to the state/value defined by FSP-OP prior to command bus training mode entry, for example. the original frequency set point (FSP-OP, MR13-OP[7]). Example: If the device was using FSP-OP[1] for training, then it will switch to FSP-OP[0] when CKE is driven HIGH.
- 4. When CKE is driven HIGH, the device will revert to the FSP in operation when command bus training mode was entered.



Figure 209: Exiting CBT Mode with Power Down Entry



- Clock can be stopped or frequency changed any time before <sup>t</sup>CKCKEH. CK must meet <sup>t</sup>CKCKEH before CKE is driven HIGH. When CKE is driven HIGH, the clock frequency must be returned to the original frequency (the frequency corresponding to the FSP at which command bus training mode was entered).
- 2. CS and CA[5:0] must be deselect (all LOW) <sup>†</sup>CKCKEH before CKE is driven HIGH.
- 3. When CKE is driven HIGH, the device's ODT\_CA will revert to the state/value defined by FSP-OP prior to command bus training mode entry, for example. the original frequency set point (FSP-OP, MR13-OP[7]). Example: If the device was using FSP-OP[1] for training, then it will switch to FSP-OP[0] when CKE is driven HIGH.
- 4. When CKE is driven HIGH, the device will revert to the FSP in operation when command bus training mode was entered.

#### **Training Mode 2**

The LPDDR4 SDRAM uses frequency set points to enable multiple operating settings for the die. The LPDDR4 SDRAM defaults to FSP-OP[0] at power-up, which has the default settings to operate in unterminated, low-frequency environments. Prior to training, the mode register settings should be configured by setting MR13 OP[6] = 1b (FSP-WR[1]) and setting all other mode register bits for FSP-OP[1] to the desired settings for high-frequency operation. Prior to entering command bus training, the SDRAM will be operating from FSP-OP[x]. Upon command bus training entry when CKE is driven LOW, the LPDDR4 SDRAM will automatically switch to the alternate FSP register set (FSP-OP[y])



and use the alternate register settings during training. Upon training exit when CKE is driven HIGH, the LPDDR4 SDRAM will automatically switch back to the original FSP register set (FSP-OP[x]), returning to the "known-good" state that was operating prior to training. The training values for  $V_{REF(CA)}$  are not retained by the DRAM in FSP-OP[y] registers, and must be written to the registers after training exit.

- 1. To set MR12 OP[7] = 1: CBT training mode 2.
- 2. To enter command bus training mode, issue a MRW-1 command followed by a MRW-2 command to set MR13 OP[0] = 1b (Command bus training mode enabled).
- 3. After time <sup>t</sup>MRD, CKE may be set LOW, causing the LPDDR4 SDRAM to switch from FSP-OP[x] to FSP-OP[y], and completing the entry into command bus training mode. A status of DQS\_t, DQS\_c, DQ, and DMI are as follows, and DQ ODT state will be followed FREQUENCY SET POINT function except when pin is output or transition state.
  - DOS t, DOS c become input pins for capturing DO[6:0] levels by its toggling. The ODT for the DQS\_t, DQS\_c is always enabled during CBT mode 2. The DQS\_t, DQS\_c ODT use the value specified by MR11 OP[2:0]: DQ ODT and MR13 OP[7]: FSP-OP.
  - DQ[5:0] become input pins for setting V<sub>REF(CA)</sub> level during <sup>t</sup>DStrain + <sup>t</sup>DQSICYC + <sup>t</sup>DHtrain period.
  - DQ[5:0] become output pins to feedback its capturing value via command bus by CS signal during <sup>t</sup>ADVW period.
  - DQ[6] becomes a input pin for setting V<sub>REF(CA)</sub> range during <sup>t</sup>DStrain + <sup>t</sup>DQSI-CYC + <sup>t</sup>DHtrain period.
  - DQ[6] becomes an output pin during <sup>t</sup>ADVW period and the output data is meaningless.
  - DQ[7] becomes an output pin to indicate the meaningful data output by its toggling during <sup>t</sup>ADVW period. The meaningful data is its capturing value via command bus by CS signal. DQ[7] status except tADVW period becomes input or disable, this state is vendor specific, as well as ODT behavior.
  - DMI become Input, output or disable, The DMI state is vendor specific.
- 4. At time <sup>t</sup>CAENT later, LPDDR4 SDRAM can accept to change its V<sub>REF(CA)</sub> range and value using input signals of DQS\_t, DQS\_c and DQ[6:0] from existing value that's setting via MR12 OP[6:0]. The mapping between MR12 OP code and DQs is shown below. At least one V<sub>REF(CA)</sub> setting is required before proceed to next training steps.

Table 357: Mapping of CA Input Pin and DQ Output Pin

				Mapping			
MR12 OP code	OP6	OP5	OP4	OP3	OP2	OP1	OP0
DQ Number	DQ6 (DQ14)	DQ5 (DQ13)	DQ4 (DQ12)	DQ3 (DQ11)	DQ2 (DQ10)	DQ1 (DQ9)	DQ0 (DQ8)

- 5. The new V<sub>REF(CA)</sub> value must settle for time <sup>t</sup>VREFCA\_Long before attempting to latch CA information.
- 6. To verify that the receiver has the correct V<sub>REF(CA)</sub> setting and to further train the CA eye relative to clock (CK), values latched at the receiver on the CA bus are asynchronously output to the DO bus.



7. Command followed by the MRW-2 command to set MR13 OP[0] = 0b. After time <sup>t</sup>MRW the LPDDR4 SDRAM is ready for normal operation. After training exit the LPDDR4 SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training. Command bus training may executed from idle or self refresh states. When executing CBT within the self refresh state, the SDRAM must not be a power-down state (for example, CKE must be HIGH prior to training entry). Command bus training entry and exit are the same, regardless of the SDRAM state from which CBT is initiated.

#### **Training Sequence of Mode 2 for Single Rank Systems**

Note that a example shown here is assuming an initial low-frequency, no-terminating operating point, training a high-frequency, terminating operating point. The **bold** text is low-frequency, *italic* text is high-frequency. Any operating point may be trained from any known good operating point. This example is assuming on the following condition. Frequency set point "x" for low-frequency operation and frequency set point "y" for high-frequency operation.

- 1. Set MR13 OP[6] = 1b to enable writing to frequency set point "y" (FSP-WR[y]).
- 2. Write FSP-WR[y] registers for all channels to set up high-frequency operating parameters.
- 3. Issue MRW-1 and MRW-2 commands to enter command bus training mode.
- 4. Drive CKE LOW, then change CK frequency to the high-frequency operating point.
- 5. Perform command bus training ( $V_{REF(CA)}$ , CS, and CA).
- 6. Exit training, change CK frequency to the low-frequency operating point prior to driving CKE HIGH, then issue MRW-1 and MRW-2 commands to exit command bus training mode. When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (for example, trained values are not retained by the SDRAM).
- 7. Write the trained values to FSP-WR[y] by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
- 8. Issue MRW-1 and MRW-2 commands to switch to FSP-OP[y] to turn on termination, and change CK frequency to the high frequency operating point. At this point the command bus is trained and you may proceed to other training or normal operation.

#### **Training Sequence of Mode 2 for Multi-Rank Systems**

Note that a example shown here is assuming an initial low-frequency operating point, training a high-frequency operating point. The **bold** text is low-frequency, *italic* text is high-frequency. Any operating point may be trained from any known good operating point. This example is assuming on the following condition. Frequency set point "x" for low-frequency operation and frequency set point "y" for high-frequency operation.

- 1. Set MR13 OP[6] = 1b to enable writing to frequency set point "y" (FSP-WR[y]).
- 2. Write FSP-WR[y] registers for all channels and ranks to set up high-frequency operating parameters.
- 3. Read MR0 OP[7] on all channels and ranks to determine which die are terminating, signified by MR0 OP[7] = 1b.
- 4. Issue MRW-1 and MRW-2 commands to enter command bus training mode on the terminating rank.
- 5. Drive CKE LOW on the terminating rank (or all ranks), and change CK frequency to the high-frequency operating point.
- 6. Perform command bus training on the terminating rank ( $V_{REF(CA)}$ , CS, and CA).



- 7. Exit training by driving CKE HIGH, change CK frequency to the low-frequency operating point, and issue MRW-1 and MRW-2 commands to exit command bus training mode. When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (for example, trained values are not retained by the SDRAM).
- 8. Write the trained values to FSP-WR[y] by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
- 9. Issue MRW-1 and MRW-2 command to enter training mode on the non-terminating rank (but keep CKE HIGH).
- 10. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y], to turn on termination, and change CK frequency to the high-frequency operating point.
- 11. Drive CKE LOW on the non-terminating (or all) ranks. The non-terminating rank(s) will now be using FSP-OP/yl.
- 12. Perform command bus training on the non-terminating rank ( $V_{REF(CA)}$ , CS, and CA).
- 13. *Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[x] to turn off termination.*
- 14. Exit training by driving CKE HIGH on the non-terminating rank, change CK frequency to the low-frequency operating point, and issue MRW-1 and MRW-2 commands to exit command bus training mode. When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (for example, trained values are not retained by the SDRAM).
- 15. Write the trained values to FSP-WR[y] by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
- 16. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y], to turn on termination, and change CK frequency to the high-frequency operating point. At this point the command bus is trained for both ranks and you may proceed to other training or normal operation.

#### Relation Between CA Input Pin and DQ Output Pin for Mode 2

The relation between CA input pin and DQ output pin is shown below.

Table 358: Mapping of CA Input Pin and DQ Output Pin


			Мар	pping		
CA number	CA5	CA4	CA3	CA2	CA1	CA0
DQ number	DQ5 (DQ13)	DQ4 (DQ12)	DQ3 (DQ11)	DQ2 (DQ10)	DQ1 (DQ9)	DQ0 (DQ8)

#### **Timing Diagram for Mode 2**

The basic timing diagrams of command bus training are shown in following figures.



# Figure 210: Entering Command Bus Training Mode and CA Training Pattern Input with $V_{\text{REF}(CA)}$ Value Update



Notes:

- 1. After <sup>t</sup>CKELCK clock can be stopped or frequency changed any time.
- 2. The input clock condition should be satisfied <sup>t</sup>CKPRECS and <sup>t</sup>CKPSTCS.
- 3. Continue to drive CK and hold CS pins LOW until <sup>t</sup>CKELCK after CKE is low (which disables command decoding).
- 4. The DRAM may or may not capture the first rising/falling edge of DQS\_t/\_c due to an unstable first rising edge. At least 2 consecutive pulses of DQS signal input are required for every DQS input signal when capturing DQ[6:0] signals. The captured value of the DQ[6:0] signal level by each DQS edge is overwritten at any time. The DRAM updates its V<sub>REF(CA)</sub> setting of MR12 temporary, after time <sup>t</sup>VREFCA\_Long.
- 5. tVREFCA\_Long may be reduced to tVREFCA\_Middle or tVREFCA\_Short.
- 6. When CKE is driven LOW, the SDRAM will switch its FSP-OP registers to use the alternate (for example, non-active) set. Example: If the SDRAM is currently using FSP-OP[0], then it will switch to FSP-OP[1] when CKE is driven LOW. All operating parameters should be written to the alternate mode registers before entering command bus training to ensure that ODT settings, RL/WL/nWR setting, and so forth, are set to the correct values. If the alternate FSP-OP has ODT\_CA disabled then termination will not enable in CA bus training mode. If the ODT\_CA pad is bonded to V<sub>SS</sub>, ODT\_CA termination will never enable for that die.
- 7. When CKE is driven LOW in command bus training mode, the LPDDR4 SDRAM will change operation to the alternate FSP, for example, non-active FSP programmed in the FSP-OP mode register.
- 8. <sup>†</sup>DStrain + <sup>†</sup>DQSICYC + <sup>†</sup>DHtrain period on DQ7 become Input or disable, this state during CBT mode 2 is vendor specific.



DMI become Input, output, or disable, The DMI state during CBT mode 2 is vendor specific.

Figure 211: CA Pattern Input/Output to V<sub>REF</sub> Setting Input



Notes

- 1. The DRAM may or may not capture the first rising/falling edge of DQS\_t/\_c due to an unstable first rising edge. At least 2 consecutive pulses of DQS signal input are required for every DQS input signal when capturing DQ[6:0] signals. The captured value of the DQ[6:0] signal level by each DQS edge is overwritten at any time. The DRAM updates its V<sub>REF(CA)</sub> setting of MR12 temporary, after time <sup>t</sup>VREFCA\_Long.
- 2. tVREFCA\_Long may be reduced to tVREFCA\_Middle or tVREFCA\_Short.
- 3. <sup>t</sup>DStrain + <sup>t</sup>DQSICYC + <sup>t</sup>DHtrain period on DQ7 become Input or disable, this state during CBT mode 2 is vendor specific.
- 4. DMI become Input, output, or disable, The DMI state during CBT mode 2 is vendor specific.



Figure 212: Consecutive CA Training Pattern Input/Output



DON'T CARE

Note: 1. DMI become Input, output, or disable, The DMI state during CBT mode 2 is vendor specific.



**Figure 213: Exiting Command Bus Training Mode** 




Notes:

- 1. CK must meet <sup>t</sup>CKCKEH before CKE is driven HIGH. When CKE is driven high the clock frequency must be returned to the original frequency (the frequency corresponding to the FSP at which command bus training mode was entered).
- 2. CS and CA[5:0] must be all low <sup>t</sup>CKCKEH before CKE is driven high.
- 3. CKE must be held LOW from when CS transitions high to when <sup>t</sup>CBTRTW is satisfied. Exiting CBT mode is prohibited during this period.
- 4. When CKE is driven high, the SDRAM's ODT\_CA will revert to the state/value defined by FSP-OP prior to command bus training mode entry, for example, the original frequency set point (FSP-OP, MR13-OP[7]). Example: If the SDRAM was using FSP-OP[1] for training, then it will switch to FSP-OP[0] when CKE is driven HIGH.
- Training values are not retained by the SDRAM, and must be written to the FSP-OP register set before returning to operation at the trained frequency. Example: V<sub>REF(CA)</sub> will return to the value programmed in the original set point.
- 6. When CKE is driven HIGH the LPDDR4 SDRAM will revert to the FSP in operation when command bus training mode was entered.
- 7. DMI become Input, output, or disable, The DMI state during CBT mode 2 is vendor specific.



Figure 214: DQS ODT Timing during Command Bus Training Mode 2



Notes:

- 1. After <sup>t</sup>CKELCK clock can be stopped or frequency changed any time.
- 2. Continue to drive CK and hold CS pins LOW until <sup>t</sup>CKELCK after CKE is low (which disables command decoding).
- 3. When CKE is driven LOW in command bus training mode, the LPDDR4 SDRAM will change operation to the alternate FSP, for example, non-active FSP programmed in the FSP-OP mode register.
- 4. CK must meet <sup>t</sup>CKCKEH before CKE is driven HIGH. When CKE is driven HIGH the clock frequency must be returned to the original frequency (the frequency corresponding to the FSP at which command bus training mode was entered).
- 5. CS and CA[5:0] must be all low <sup>t</sup>CKCKEH before CKE is driven HIGH.
- 6. When CKE is driven HIGH the LPDDR4 SDRAM will revert to the FSP in operation when command bus training mode was entered.

#### **Read DQ Calibration Training**

LPDDR4 devices feature a READ DQ CALIBRATION TRAINING function that outputs user-defined pattern on the DQ pins. Read DQ calibration is initiated by issuing an MPC[READ DQ CALIBRATION] command followed by a CAS-2 command. This command will cause the device to drive the contents of MR32 followed by the contents of MR40 on each of DQ[7:0] and DMI[0].

The pattern can be inverted on selected DQ pins according to user-defined invert masks written to MR15 for byte 0 device, or MR20 for byte 1 device.

#### **Read DQ Calibration Training Procedure**

The procedure for executing read DQ calibrations is:

Issue MRW commands to write MR32 (first 8 bits), MR40 (second 8 bits), MR15 (eight-bit invert mask for byte 0: DQ[7:0]), and MR20 (eight-bit invert mask for byte 1: DQ[15:8]). This step can be skipped if default patterns are used:

- MR32 default = 5Ah
- MR40 default = 3Ch



- MR15 default = 55h
- MR20 default = 55h

Issue an MPC[READ DQ CALIBRATION] command followed immediately be a CAS-2 command

- Each time an MPC[READ DQ CALIBRATION] command followed by a CAS-2 command is received by the device, a 16-bit data burst consisting of eight bits programmed in MR32 followed by eight bits programmed in MR40 will, after the currently set RL, be transmitted on all I/O pins.
- The data pattern will be inverted for I/O pins if the corresponding invert mask is programmed "1" in mode register bit (see the Invert Mask Assignments table).

**Note:** The pattern is driven on the DMI pins, but no DATA BUS INVERSION (DBI) function is enabled, even if read DBI is enabled in the device mode regis-

- This command can be issued every <sup>t</sup>CCD seamlessly, and can be issued seamlessly with array READ commands.
- The operands received with the CAS-2 command must be driven LOW

DQ read training can be performed with any or no banks active, during REFRESH, or during SELF REFRESH with CKE HIGH.

**Table 359: Invert Mask Assignments** 

	Invert Mask Assignments											
DQ pin	DQ pin 0 1 2 3 DMI0 4 5 6											
MR15 bit	0	1	2	3	N/A	4	5	6	7			
DQ pin	8	9	10	11	DMI1	12	13	14	15			
MR20 bit	0	1	2	3	N/A	4	5	6	7			

- Notes: 1. MR15/MR20 may be used to invert the MR32/MR40 data patterns on the DQ pins. Refer to the MR15/MR20 mode register description for more information. Data is never inverted on the DMI[1:0] pin.
  - 2. The data pattern is not transmitted on the DMI[1:0] pin if DBI-RD is disabled via MR3
  - 3. No DATA BUS INVERSION (DBI) function is enacted during read DQ calibrations, even if DBI is enabled in MR3 OP[6].

#### **Read DQ Calibration Training Example**

An example of read DQ calibration training output is shown in the following table.

This table illustrated the 16-bit pattern that will be driven on each DQ in byte 0 when one READ DQ CALIBRATION TRAINING command is executed. The example shown assumes the following mode register values are used;


- MR32 = 1Ch
- MR40 = 59h
- MR15, MR20 = 55h



**Table 360: Read DQ Calibration Training Output** 

							Bit	Seq	uenc	е							
Pin	Invert	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DQ0 (DQ8)	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ1 (DQ9)	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ2 (DQ10)	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ3 (DQ11)	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DMI0 (DMI1)	Never	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ4 (DQ12)	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ5 (DQ13)	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0
DQ6 (DQ14)	Yes	1	0	1	0	0	1	1	0	1	1	1	0	0	0	1	1
DQ7 (DQ15)	No	0	1	0	1	1	0	0	1	0	0	0	1	1	1	0	0

Figure 215: Read DQ Calibration Training Timing



Note: 1. Array READ commands before and after MPC-READ commands are shown for illustration only and are not required.



#### **AC Timing**

#### **Table 361: Core AC Timing**

				Data	Rate		
Parameter	Symbol	Min/Max	1600	3200	3733	4267	Unit
Write recovery time	<sup>t</sup> WR	Min		MAX(20	ns, 4 <i>n</i> CK)		ns
Write-to-Read delay	<sup>t</sup> WTR	Min		ns			

#### **Table 362: CBT AC Timing for Mode 1**

			Data Rate					
Parameter	Symbol	Min/Max	1600	3200	3733	4267	Unit	Note
Clock and command valid after CKE LOW	<sup>t</sup> CKEKCK	Min	MAX(7.5ns, 3 <i>n</i> CK)			<sup>t</sup> CK		
Asynchronous data read	<sup>t</sup> ADR	Max	20ns			ns		
CA BUS TRAINING command to CA BUS TRAINING command delay	<sup>t</sup> CACD	Min	RU( <sup>t</sup> ADR/ <sup>t</sup> CK)			<sup>t</sup> CK	1	
First CA BUS TRAINING command following CKE LOW	<sup>t</sup> CAENT	Min	250			ns		
Valid clock requirement before CS HIGH	<sup>t</sup> CKPRECS	Min	$2^{t}CK + {}^{t}XP$ $({}^{t}XP = MAX(7.5ns, 5nCK))$			_		
Valid clock requirement after CS HIGH	<sup>t</sup> CKPSTCS	Min	MAX(7.5ns, 5nCK)			_		
Clock and command valid before CKE HIGH	<sup>t</sup> CKCKEH	Min	2			<sup>t</sup> CK		
CA bus training CKE HIGH to DQ tri-state	<sup>t</sup> MRZ	Min	1.5			ns		
ODT turn-on latency from CKE	<sup>t</sup> CKELODTon	Min	20			ns		
ODT turn-off latency from CKE	<sup>t</sup> CKELODToff	Min	20			ns		

Note: 1. If <sup>t</sup>CACD is violated, the data for samples which violate <sup>t</sup>CACD will not be available except for the last sample (where <sup>t</sup>CACD after this sample is met). Valid data for the last sample will be available after <sup>t</sup>ADR.

#### **Table 363: CBT AC Timing for Mode 2**

			Data Rate					
Parameter	Symbol	Min/Max	1600	3200	3733	4267	Unit	Note
Valid clock requirement after CKE input LOW	<sup>t</sup> CKELCK	Min	MAX(5ns, 5nCK)				ns	
Valid clock requirement before CS HIGH	<sup>t</sup> CKPRECS	Min	$2^{t}CK + {}^{t}XP$ $({}^{t}XP = MAX(7.5ns, 5nCK))$			_		
Valid clock requirement after CKE input LOW	<sup>t</sup> CKPSTCS	Min	MAX(7.5ns, 5 <i>n</i> CK)		_			



#### **Table 363: CBT AC Timing for Mode 2 (Continued)**

				Data				
Parameter	Symbol	Min/Max	1600	1600 3200 3733		4267	Unit	Note
Valid strobe requirement before CKE LOW	<sup>t</sup> DQSCKE	Min	10			ns	1	
First CA BUS TRAINING command following CKE LOW	<sup>t</sup> CAENT	Min		25	ns			
V <sub>REF</sub> step time – Long	<sup>t</sup> VREFCA_Long	Max		25	50		ns	2
V <sub>REF</sub> step time – Middle	<sup>t</sup> VREFCA_Middle	Max		20	00		ns	3
V <sub>REF</sub> step time – Short	<sup>t</sup> VREFCA_Short	Max		10	00		ns	4
Data setup for V <sub>REF</sub> training mode	<sup>t</sup> DStrain	Min		2	2		ns	
Data hold for V <sub>REF</sub> training mode	<sup>t</sup> DHtrain	Min		2	2		ns	
Asynchronous data read valid	<sup>t</sup> ADVW	Min		1	6		ns	
window		Max		8	0		ns	
DQS input period at CBT mode	<sup>t</sup> DQSICYC	Min		į	5		ns	
		Max		10	00		ns	
Asynchronous data read	<sup>t</sup> ADR	Max		2	0		ns	
DQS_c high impedance time from CS HIGH	<sup>t</sup> HZCBT	Min	0				ns	
Asynchronous data read to DQ7	tAD2DQ7	Min	3				ns	
toggle		Max	10				ns	
DQ7sample hold time	<sup>t</sup> DQ7SH	Min	10			ns		
		Max	60				ns	
Asynchronous data read pulse	<sup>t</sup> ADSPW	Min	3				ns	
width		Max	10				ns	
High-Z to asynchronous V <sub>REF(CA)</sub> valid data	<sup>t</sup> HZ2VREF	Min	MAX(10ns, 5 <i>n</i> CK)			_		
Read to write delay at CBT mode	<sup>t</sup> CBTRTW	Min	2				ns	
CA BUS TRAINING command to CA BUS TRAINING command delay	<sup>t</sup> CACD	Min	MAX(110ns, 4 <i>n</i> CK)			_		
Minimum delay from CKE HIGH to strobe high impedance	<sup>t</sup> CKEHDQS	Min	10			ns		
Clock and command valid before CKE HIGH	<sup>t</sup> CKCKEH	Min	MAX(1.75ns, 3 <i>n</i> CK)			_		
ODT turn-on latency from CKE	<sup>t</sup> CKELODTon	Max	20			ns		
ODT turn-off latency from CKE for ODT_CA	<sup>t</sup> CKELODToff	Max	20			ns		
ODT turn-off latency from CKE for ODT_DQ and DQS	<sup>t</sup> CKEHODToff	Max	20			ns		
ODT_DQ turn-off latency from CS HIGH during CB training	<sup>t</sup> ODToffCBT	Max	20				ns	



#### **Table 363: CBT AC Timing for Mode 2 (Continued)**

			Data Rate					
Parameter	Symbol	Min/Max	1600	3200	3733	4267	Unit	Note
ODT_DQ turn-on latency from the end of valid data out	<sup>t</sup> ODTonCBT	Max	MAX(10ns, 5 <i>n</i> CK)			ns		

- Notes: 1. DQS\_t has to retain a low level during <sup>t</sup>DQSCKE period, as well as DQS\_c has to retain a high level.
  - 2.  $^{t}VREFCA\_Long$  is the time including up to  $V_{REF,min}$  to  $V_{REF,max}$  or  $V_{REF,max}$  to  $V_{REF,min}$ change across the  $V_{REF(DQ)}$  range in  $V_{REF}$  voltage.
  - 3. tVREFCA\_Middle is at least 2 step sizes increment/decrement change within the same  $V_{REF(DQ)}$  range in  $V_{REF}$  voltage.
  - 4. tVREFCA\_Short is for a single step size increment/decrement change in V<sub>REF</sub> voltage.



200b: x32 LPDDR4X/LPDDR4 SDRAM Revision History

## **Revision History**

Rev. A - 04/2021

· Initial release

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000 www.micron.com/products/support Sales inquiries: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains initial characterization limits that are subject to change upon full characterization of production devices.