

## maXTouch 1664-node Touchscreen Controller

# maXTouch® Adaptive Sensing Touchscreen Technology

- Up to 32 X (transmit) lines and 52 Y (receive) lines
- A maximum of 1664 nodes can be allocated to the touchscreen
- Touchscreen size 13.22 inches (16:10 aspect ratio), assuming a sensor electrode pitch of 5.5 mm. Other sizes may be possible with different electrode pitches and appropriate sensor material
- Multiple touch support with up to 16 concurrent touches tracked in real time

#### **Automotive Applications**

- AEC-Q100 Qualified
- Developed following Automotive SPICE<sup>®</sup> Level 3 certified processes
- CISPR-25 compliant (for both mutual and self capacitance measurements)

#### **Touch Sensor Technology**

- Discrete/out-cell support including glass and PET filmbased sensors
- On-cell/touch-on display support including TFT, IPS and OLED
- · Synchronization with display refresh timing capability
- Support for standard (for example, Diamond) and proprietary sensor patterns (review of designs by Microchip recommended)

#### **Front Panel Material**

- Works with PET or glass, including curved profiles (configuration and stack-up to be approved by Microchip)
- Glass 0.4 mm to 4 mm with GFF stack, 0.55 mm to 4 mm with OGS stack (dependent on screen size, touch size, configuration and stack-up)
- Plastic 0.2 mm to 3 mm (dependent on screen size, touch size, configuration and stack-up)

#### **Touch Performance**

- Moisture/Water Compensation
  - No false touch with condensation or water drop up to 22 mm diameter
  - One-finger tracking with condensation or water drop up to 22 mm diameter

- Glove Support
  - Multiple-finger glove touches up to 1.5 mm thickness (subject to stack-up design)
  - Single-finger glove touch up to 5 mm thickness (subject to stack-up design)
- Mutual capacitance and self capacitance measurements supported for robust touch detection
- Noise suppression technology to combat ambient and power-line noise
  - Up to 240 V<sub>PP</sub> between 1 Hz and 1 kHz sinusoidal waveform
  - Up to 20 V<sub>PP</sub> between 1 kHz and 1 MHz sinusoidal waveform
- · Burst Frequency
  - Controlled Tx burst frequency drift over process and temperature range
- Scan Speed
  - Up to 110 Hz one finger reporting rate (subject to configuration)
  - Typical report rate for 10 touches ≥100 Hz (subject to configuration)
  - Initial touch latency <25 ms for first touch from idle (subject to configuration)
  - Configurable to allow for power and speed optimization

#### **On-chip Gestures**

· Reports one-touch and two-touch gestures

#### Keys

- Up to 32 nodes can be allocated as mutual capacitance sensor keys (subject to other configurations)
- Adjacent Key Suppression (AKS) technology is supported for false key touch prevention

#### **Enhanced Algorithms**

- · Lens bending algorithms to remove display noise
- Touch suppression algorithms to remove unintentional large touches, such as palm
- Palm Recovery Algorithm for quick restoration to normal state

#### **Power Saving**

- Programmable timeout for automatic transition from active to idle states
- · Pipelined analog sensing detection and digital processing to optimize system power efficiency

#### **Application Interfaces**

- I<sup>2</sup>C slave with support for:
  - Standard Mode (up to 100 kHz)
  - Fast Mode (up to 400 kHz)
  - Fast Mode Plus (up to 1 MHz)
  - High Speed Mode (up to 3.4 MHz)
- SPI slave interface (up to 8 MHz)
- · Interrupt to indicate when a message is available
- · SPI Debug Interface to read the real-time raw data for tuning and debugging purposes

#### **Power Supply**

- Digital (Vdd) 3.3 V nominal
- Digital I/O (VddIO) 3.3 V nominal
- Analog (AVdd) 3.3 V nominal
- High voltage external X line drive (XVdd) up to 9.0 V

#### **Package**

• 144-pin LQFP 20 x 20 x 1.4 mm, 0.5 mm pitch

#### **Operating Temperature**


- mXT1665T-AT: -40°C to +85°C (Grade 3)
- mXT1665T-AB: -40°C to +105°C (Grade 2)

#### **Design Services**

- · Review of device configuration, stack-up and sensor patterns
- Custom firmware versions can be considered, such as for specific gestures or proprietary OEM host communication protocols
- · Contact your Microchip representative for more information

#### PIN CONFIGURATION

#### Pin Configuration - 144-pin LQFP



Top view

TABLE 0-1: PIN LISTING – 144-PIN LQFP

IABLE	U-I. FIN LIS	11110 -	144-PIN	LUIF	
Pin	Name	Туре	Supply	Description	If Unused
1	NC	_	_	No connection	-
2	GND	Р	_	Ground	_
3	XVDD	Р	_	X line drive power	_
4	VDDCORE	Р	_	Digital power	_
5	GND	Р	_	Ground	_
6	AVDD	Р	_	Analog power	_
7	Y26	S	AVdd	Y line connection	Leave open
8	Y27	S	AVdd	Y line connection	Leave open
9	Y28	S	AVdd	Y line connection	Leave open
10	Y29	S	AVdd	Y line connection	Leave open
11	Y30	S	AVdd	Y line connection	Leave open
12	Y31	S	AVdd	Y line connection	Leave open
13	Y32	S	AVdd	Y line connection	Leave open
14	Y33	S	AVdd	Y line connection	Leave open
15	Y34	S	AVdd	Y line connection	Leave open
16	Y35	S	AVdd	Y line connection	Leave open
17	Y36	S	AVdd	Y line connection	Leave open
18	Y37	S	AVdd	Y line connection	Leave open
19	Y38	S	AVdd	Y line connection	Leave open
20	GND	Р	_	Ground	_
21	AVDD	Р	_	Analog power	_
22	Y39	S	AVdd	Y line connection	Leave open
23	Y40	S	AVdd	Y line connection	Leave open
24	Y41	S	AVdd	Y line connection Leav	
25	Y42	S	AVdd	Y line connection	Leave open
26	Y43	S	AVdd	Y line connection	Leave open
27	Y44	S	AVdd	Y line connection	Leave open
28	Y45	S	AVdd	Y line connection	Leave open
29	Y46	S	AVdd	Y line connection	Leave open
30	Y47	S	AVdd	Y line connection	Leave open
31	Y48	S	AVdd	Y line connection	Leave open
32	Y49	S	AVdd	Y line connection	Leave open
33	Y50	S	AVdd	Y line connection	Leave open
34	Y51	S	AVdd	Y line connection	Leave open
35	GND	Р	_	Ground	-
36	AVDD	Р	_	Analog power	-
37	NC	-	_	No connection	-
38	NC	-	_	No connection	-
39	VDDIO	Р	_	Digital power	-
40	RESET	I	VddIO	Reset low. It is recommend that this line is connected to the host system.	Pull up to VddIO

TABLE 0-1: PIN LISTING – 144-PIN LQFP (CONTINUED)

Pin	Name	Type	Supply	Description	If Unused		
	SCL	OD		I <sup>2</sup> C Mode: Serial Clock			
41	SCK	ı	VddIO	SPI mode: Serial Clock	_		
40	SDA	OD	1/11/0	I <sup>2</sup> C Mode: Serial Data			
42 MOSI		ı	VddIO	SPI Mode: Data – Master Output Slave Input	_		
43	VDDIO	Р	_	Digital power	_		
4.4	GPIO0	I/O	771410	I <sup>2</sup> C Mode: General purpose IO			
44	SS	0	VddIO	SPI Mode: Slave Select (active low)	Pull up to VddIO		
45	ADDSEL	I	VddIO	I <sup>2</sup> C Mode: I <sup>2</sup> C address selection; see Section 7.2 "I <sup>2</sup> C Address Selection – ADDSEL Pin"	_		
	MISO	0		SPI Mode: Data – Master Input Slave Output			
46	GND	Р	_	Ground	_		
47	COMMSEL	I	VddIO	Communications interface selection; see Section 7.1 "Host Communication Mode Selection – COMMSEL Pin"	-		
48	CHG	OD	VddIO	Change line interrupt	Pull up to VddIO		
49	GPIO1	I/O	VddIO	General purpose IO	Connect to GND		
50	GPIO2	I/O	VddIO	General purpose IO	Connect to GND		
51	GPIO3	I/O	VddIO	General purpose I/O	Connect to GND		
52	GPIO4	I/O	VddIO	General purpose IO	Connect to GND		
53	GPIO5	I/O	VddIO	General purpose IO	Connect to GND		
54 FSYNC		I	VddIO	External frame synchronization (usually VSYNC)	Connect to GND		
54	GPIO6 I/O		vaaio	General purpose I/O	Connect to GND		
55	PSYNC	ı	VddIO External pulse synchronization (usually HSYNC)		Connect to CND		
55	GPIO7	I/O	vadio	General purpose I/O	Connect to GND		
56	RESV	I/O	VddIO	Reserved for future use; connect to GND	Connect to GND		
57	GND	Р	_	Ground	_		
58	VDDCORE	Р	_	Digital core power	_		
59	VDDIN	Р	_	Digital power	_		
60	GND	Р	_	Ground	_		
61	DBG_CLK	0	VddIO	Debug clock	Leave open		
62	DBG_DATA	0	VddIO	Debug data	Leave open		
63	VDDIO	Р	_	Digital power	_		
64	DBG_SS	0	VddIO	Debug SS line; requires pull-up to VddIO	Pull up to VddIO		
04	TEST	_	vuulO	Reserved; must be connected to VddIO	Pull up to VddIO		
65	RESV	I/O	_	Reserved for future use	Leave open		
66	RESV	I/O	_	Reserved for future use	Leave open		
67	RESV	I/O	_	Reserved for future use	Leave open		
68	RESV	I/O	-	Reserved for future use	Leave open		
69	RESV	I/O	_	Reserved for future use	Leave open		
70	DS0	S	AVdd	Driven Shield signal; used as guard track between X/Y signals and ground	Leave open		
71	NC	_	-	No connection	_		
72	NC	_	_	No connection	_		

TABLE 0-1: PIN LISTING – 144-PIN LQFP (CONTINUED)

IABLE	U-1. I III LIO	TING -	177-1 111	LQFP (CONTINUED)	
Pin	Name	Type	Supply	Description	If Unused
73	AVDD	Р	_	Analog power	-
74	GND	Р	_	Ground	_
75	Y25	S	AVdd	Y line connection	Leave open
76	Y24	S	AVdd	Y line connection	Leave open
77	Y23	S	AVdd	Y line connection	Leave open
78	Y22	S	AVdd	Y line connection	Leave open
79	Y21	S	AVdd	Y line connection	Leave open
80	Y20	S	AVdd	Y line connection	Leave open
81	Y19	S	AVdd	Y line connection	Leave open
82	Y18	S	AVdd	Y line connection	Leave open
83	Y17	S	AVdd	Y line connection	Leave open
84	Y16	S	AVdd	Y line connection	Leave open
85	Y15	S	AVdd	Y line connection	Leave open
86	Y14	S	AVdd	Y line connection	Leave open
87	Y13	S	AVdd	Y line connection	Leave open
88	AVDD	Р	_	Analog power	_
89	GND	Р	_	Ground	_
90	Y12	S	AVdd	Y line connection	Leave open
91	Y11	S	AVdd	Y line connection	Leave open
92	Y10	S	AVdd	Y line connection	Leave open
93	Y9	S	AVdd	Y line connection	Leave open
94	Y8	S	AVdd	Y line connection	Leave open
95	Y7	S	AVdd	Y line connection	Leave open
96	Y6	S	AVdd	Y line connection	Leave open
97	Y5	S	AVdd	Y line connection	Leave open
98	Y4	S	AVdd	Y line connection	Leave open
99	Y3	S	AVdd	Y line connection	Leave open
100	Y2	S	AVdd	Y line connection	Leave open
101	Y1	S	AVdd	Y line connection	Leave open
102	Y0	S	AVdd	Y line connection	Leave open
103	AVDD	Р	_	Analog power	_
104	GND	Р	_	Ground	_
105	VREGBOOST	0	_	Voltage booster control	Leave open
106	XVDD	Р	_	X line drive power	_
107	GND	Р	_	Ground	_
108	NC	_	_	No connection	_
109	NC	_	_	No connection	_
110	X0	S	XVdd	X line connection	Leave open
111	X1	S	XVdd	X line connection	Leave open
112	X2	S	XVdd	X line connection	Leave open
113	Х3	S	XVdd	X line connection	Leave open
114	X4	S	XVdd	X line connection	Leave open

TABLE 0-1: PIN LISTING – 144-PIN LQFP (CONTINUED)

Pin	Name	Туре	Supply	Description	If Unused
115	X5	S	XVdd	X line connection	Leave open
116	X6	S	XVdd	X line connection	Leave open
117	X7	S	XVdd	X line connection	Leave open
118	X8	S	XVdd	X line connection	Leave open
119	X9	S	XVdd	X line connection	Leave open
120	X10	S	XVdd	X line connection	Leave open
121	X11	S	XVdd	X line connection	Leave open
122	X12	S	XVdd	X line connection	Leave open
123	X13	S	XVdd	X line connection	Leave open
124	X14	S	XVdd	X line connection	Leave open
125	X15	S	XVdd	X line connection	Leave open
126	GND	Р	_	Ground	-
127	XVDD	Р	_	X line drive power	-
128	X16	S	XVdd	X line connection	Leave open
129	X17	S	XVdd	X line connection	Leave open
130	X18	S	XVdd	X line connection	Leave open
131	X19	S	XVdd	X line connection	Leave open
132	X20	S	XVdd	X line connection	Leave open
133	X21	S	XVdd	X line connection	Leave open
134	X22	S	XVdd	X line connection	Leave open
135	X23	S	XVdd	X line connection	Leave open
136	X24	S	XVdd	X line connection	Leave open
137	X25	S	XVdd	X line connection	Leave open
138	X26	S	XVdd	X line connection	Leave open
139	X27	S	XVdd	X line connection	Leave open
140	X28	S	XVdd	X line connection	Leave open
141	X29	S	XVdd	X line connection	Leave open
142	X30	S	XVdd	X line connection	Leave open
143	X31	S	XVdd	X line connection	Leave open
144	NC	_	-	No connection	

#### Key:

I Input only O Output only I/O Input or output OD Open drain output P Ground or power S Sense pin

#### **TABLE OF CONTENTS**

Pin c	onfiguration	3
Table	e of Contents	8
ТоО	ur Valued Customers	9
1.0	Overview of mXT1665T-AT/mXT1665T-AB	10
2.0	Schematics	11
3.0	Touchscreen Basics	16
4.0	Sensor Layout	17
5.0	Power-up / Reset Requirements	22
6.0	Detailed Operation	25
7.0	Host Communications	28
8.0	I2C Communications	29
9.0	SPI Communications	
10.0	PCB Design Considerations	43
11.0	Getting Started with mXT1665T-AT/mXT1665T-AB	46
12.0	Debugging and Tuning	50
13.0	Specifications	51
14.0	Packaging Information	66
Appe	ndix A. Associated Documents	
Appe	ndix B. Revision History	69
Prod	uct Identification System	73
The I	Microchip Web Site	74
Custo	omer Change Notification Service	74
		74

#### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (for example, DS30000000A is version A of document DS30000000).

#### **Errata**

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; <a href="http://www.microchip.com">http://www.microchip.com</a>
- · Your local Microchip sales office (see last page)

When contacting Microchip, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at http://www.microchip.com to receive the most current information on all of our products.

#### 1.0 OVERVIEW OF MXT1665T-AT/MXT1665T-AB

The Microchip maXTouch family of touch controllers brings industry-leading capacitive touch performance to customer automotive applications. The mXT1665T-AT features the latest generation of Microchip adaptive sensing technology that utilizes a hybrid mutual and self capacitive sensing system in order to deliver unparalleled touch features and a robust user experience.

- Patented capacitive sensing method The mXT1665T-AT uses a unique charge-transfer acquisition engine to
  implement Microchip's patented capacitive sensing method. Coupled with a state-of-the-art CPU, the entire
  touchscreen sensing solution can measure, classify and track a number of individual finger touches with a high
  degree of accuracy in the shortest response time.
- Capacitive Touch Engine (CTE) The mXT1665T-AT features an acquisition engine, which uses an optimal
  measurement approach to ensure almost complete immunity from parasitic capacitance on the receiver input
  lines. The engine includes sufficient dynamic range to cope with anticipated touchscreen self and mutual
  capacitances, which allows great flexibility for use with the Microchip proprietary sensor pattern designs. One- and
  two-layer ITO sensors are possible using glass or PET substrates.
- Touch detection The mXT1665T-AT allows for both mutual and self capacitance measurements, with the self
  capacitance measurements being used to augment the mutual capacitance measurements to produce reliable
  touch information.

When self capacitance measurements are enabled, touch classification is achieved using both mutual and self capacitance touch data. This has the advantage that both types of measurement systems can work together to detect touches under a wide variety of circumstances.

The system may be configured for different types of default measurements in both idle and active modes. For example, the device may be configured for Mutual Capacitance Touch as the default in idle mode and Self Capacitance Touch as the default in active mode. Note that other types of scans (such as other types of self capacitance scans) may also be made depending on configuration.


Mutual capacitance touch data is used wherever possible to classify touches as this has greater granularity than self capacitance measurements and provides positional information on touches. For this reason, multiple touches can only be determined by mutual capacitance touch data. In Self Capacitance Touch Default mode, if the self capacitance touch processing detects multiple touches, touchscreen processing is skipped until mutual capacitance touch data is available.

Self capacitance measurements allow for the detection of single touches in extreme cases, such as single thick glove touches, when mutual capacitance touch detection alone may miss touches.

- **Display Noise Cancellation** A combination of analog circuitry, hardware noise processing, and firmware that combats display noise without requiring additional listening channels or synchronization to display timing. This enables the use of shieldless touch sensor stacks, including touch-on-lens.
- Noise filtering Hardware noise processing in the capacitive touch engine provides enhanced autonomous
  filtering and allows a broad range of noise profiles to be handled. The result is good performance in the presence
  of LCD noise.
- Processing power The main CPU has two powerful microsequencer coprocessors under its control consuming low power. This system allows the signal acquisition, preprocessing, postprocessing and housekeeping to be partitioned in an efficient and flexible way.
- Interpreting user intention The Microchip hybrid mutual and self capacitance method provides unambiguous
  multitouch performance. Algorithms in the mXT1665T-AT provide optimized touchscreen position filtering for the
  smooth tracking of touches, responding to a user's intended touches while preventing false touches triggered by
  ambient noise, conductive material on the sensor surface, such as moisture, or unintentional touches from the
  user's resting palm or fingers.


#### 2.0 SCHEMATICS

# 2.1 144-pin LQFP – I<sup>2</sup>C Mode



See Section 2.3 "Schematic Notes"

#### 2.2 144-pin LQFP - SPI Mode



See Section 2.3 "Schematic Notes"

#### 2.3 Schematic Notes

#### 2.3.1 POWER SUPPLY

The sense and I/O pins are supplied by the power rails on the device as listed in Table 0-1. This information is also indicated in "Pin configuration".

**Table 0-1.** Power Supply for Sense and I/O Pins

Power Supply	Pins
XVdd	X sense lines
AVdd	Y sense pins, DS0
	$\overline{\text{RESET}}, \text{ GPIO} \textit{n}, \text{ SDA}, \text{ SCL}, \text{ MOSI}, \underline{\text{MISO}}, \text{ SCK}, \overline{\text{SS}}, \overline{\text{CHG}}, \text{ ADDSEL}, \text{ FSYNC}, \\ \text{PSYNC}, \text{ DBG\_CLK}, \text{ DBG\_DATA}, \overline{\text{DBG\_SS}}$

#### 2.3.2 DECOUPLING CAPACITORS

All decoupling capacitors must be X7R or X5R and placed less than 5 mm away from the pins for which they act as bypass capacitors. Pins of the same type can share a capacitor provided no pin is more than 10 mm from the capacitor.

The schematics on the previous pages show the optimum capacitors required. The parallel combination of capacitors is recommended to give high and low frequency filtering, which is beneficial if the voltage regulators are likely to be some distance from the device (for example, If an active tail design is used). Note that this requires that the voltage regulator supplies for AVdd, Vdd and VddIO are clean and noise free. It also assumes that the track length between the capacitors and on-board power supplies is less than 50 mm.

The number of base capacitors can be reduced if the pinout configuration means that sharing a bypass capacitor is possible (subject to the distance between the pins satisfying the conditions above and there being no routing difficulties).

#### 2.3.3 PULL-UP RESISTORS


The pull-up resistors shown in the schematics are suggested typical values and may be modified to meet the requirements of an individual customer design. This applies, in particular, to the I<sup>2</sup>C pull-up resistors (see Section 2.3.6 "I<sup>2</sup>C Interface").

#### 2.3.4 VOLTAGE BOOSTER

The XVdd power can be supplied using the Voltage Booster shown in Figure 2-1 or an external regulated supply. See Section 13.2 "Recommended Operating Conditions" for the supply voltages possible. Two frequency modes are supported so that it is possible to avoid interference with other functions, such as Long-Term Evolution (LTE) interference. Depending on the chosen frequency mode, a different inductor has to be used. The high frequency mode requires a 10  $\mu$ H inductor and a 47  $\mu$ H inductor should be used in the low frequency mode.

If an external supply is used, the components in Figure 2-1 can be omitted and VREGBOOST should be left open circuit.

#### FIGURE 2-1: XVDD SUPPLY CIRCUIT



- Note 1: Do not fit capacitor Cboost but make provision for it next to the VREGBOOST pin. This capacitor may be required to minimize RF noise issues.
  - 2: See Section 2.3.4.1 "Suggested Component Suppliers" for suggested suppliers for L1 and Q1.
  - 3: To run the Voltage Booster in low frequency mode, a 47 µH inductor (in position L1) will need to be fitted to the boost circuit.

#### 2.3.4.1 Suggested Component Suppliers

D1 is a Schottky Diode. Possible suppliers are shown in Table 2-1.

TABLE 2-1: SUITABLE SCHOTTKY DIODE (D1)

Manufacturer	Device	
Various	BAT54M3T5G	
Various	1N4148WX	

L1 is a 10 µH inductor. Possible suppliers are shown in Table 2-2.

TABLE 2-2: SUITABLE 10 µH INDUCTORS (L1)

Manufacturer	Device	Size
Panasonic	ELJFB100JF	1812
TDK	MLZ1608M100WT	1812
TDK	MLZ2012M100WT000	0805

When the Voltage Booster is run in low frequency mode, L1 is a 47 µH inductor. Possible suppliers are shown in Table 2-3.

TABLE 2-3: SUITABLE 47 µH INDUCTORS (L1)

Manufacturer	Device	Size
LTE	NR3015T470M	1812
Chip1stop.com	NR3015T470M	3 × 3 mm

Q1 is an N-channel 20 V, 700 mA, MOSFET. Possible suppliers are shown in Table 2-4.

TABLE 2-4: SUITABLE MOSFETS (Q1)

Manufacturer	Device	
ON Semiconductor	NTA4153NT1G	
ON Semiconductor	2N7002ET1G	
Toshiba	SSM3K56FS	

#### 2.3.5 VDDCORE

VddCore is internally generated from the Vdd power supply. To guarantee stability of the internal voltage regulator, an external capacitor is required.

#### 2.3.6 I<sup>2</sup>C INTERFACE

The schematic shows pull-up resistors on the SDA and SCL lines. The values of these resistors depends on the speed of the I<sup>2</sup>C interface. See Section 13.9 "I2C Specification" for details.

#### 2.3.7 MULTIPLE FUNCTION PINS

Some pins may have multiple functions. In this case, only one function can be chosen and the circuit should be designed accordingly.

#### 2.3.8 GPIO PINS

The mXT1665T-AT has 8 GPIO pins. The pins can be set to be either an input or an output, as required, using the GPIO Configuration T19 object.

Unused GPIO pins can be left externally unconnected as long as they are given a defined state by using the GPIO Configuration T19 object. By default GPIO pins are set to be inputs and if they are not used they should be connected to GND. Alternatively, they can be set as outputs using the GPIO Configuration T19 object and left open.

If the GPIO Configuration T19 object is not enabled for use, all the GPIO pins are unused.

Some GPIO pins have alternative functions. If an alternative function is used then this takes precedence over the GPIO function and the pin cannot be used as a GPIO pin. In particular:

- · GPIO6 cannot be used if the FSYNC function is in use
- . GPIO7 cannot be used if the PSYNC function is in use
- GPIO0 cannot be used if the SS function is in use. This means that if the SPI interface is in use, GPIO0 is not available for use.

#### 2.3.9 SPI DEBUG INTERFACE

The DBG\_CLK, DBG\_DATA and DBG\_SS lines form the SPI Debug Interface. These pins should be routed to test points on all designs, such that they can be connected to external hardware during system development. See also Section 12.1 "SPI Debug Interface".

The  $\overline{\text{DBG\_SS}}$  line shares functionality with the  $\overline{\text{TEST}}$  pin. This pin requires a pull-up resistor to VddIO regardless of which function is chosen.

The DBG\_CLK, DBG\_DATA and DBG\_SS lines should not be connected to power or GND.

#### 3.0 TOUCHSCREEN BASICS

#### 3.1 Sensor Construction

A touchscreen is usually constructed from a number of transparent electrodes. These are typically on a glass or plastic substrate. They can also be made using non-transparent electrodes, such as copper or carbon. Electrodes are constructed from Indium Tin Oxide (ITO) or metal mesh. Thicker electrodes yield lower levels of resistance (perhaps tens to hundreds of  $\Omega$ / square) at the expense of reduced optical clarity. Lower levels of resistance are generally more compatible with capacitive sensing. Thinner electrodes lead to higher levels of resistance (perhaps hundreds to thousands of  $\Omega$ /square) with some of the best optical characteristics.

Interconnecting tracks can cause problems. The excessive RC time constants formed between the resistance of the track and the capacitance of the electrode to ground can inhibit the capacitive sensing function. In such cases, the tracks should be replaced by screen printed conductive inks (non-transparent) outside the touchscreen viewing area.

#### 3.2 Electrode Configuration

The specific electrode designs used in Microchip touchscreens are the subject of various patents and patent applications. Further information is available on request.

The device supports various configurations of electrodes as summarized in Section 4.0 "Sensor Layout".

#### 3.3 Scanning Sequence

All nodes are scanned in sequence by the device. There is a full parallelism in the scanning sequence to improve overall response time. The nodes are scanned by measuring capacitive changes at the intersections formed between the first X line and all the Y lines. Then the intersections between the next X line and all the Y lines are scanned, and so on, until all X and Y combinations have been measured.

The device can be configured in various ways. It is possible to disable some nodes so that they are not scanned at all. This can be used to improve overall scanning time.

#### 3.4 Touchscreen Sensitivity

#### 3.4.1 ADJUSTMENT

Sensitivity of touchscreens can vary across the extents of the electrode pattern due to natural differences in the parasitic capacitance of the interconnections, control chip, and so on. An important factor in the uniformity of sensitivity is the electrode design itself. It is a natural consequence of a touchscreen pattern that the edges form a discontinuity and hence tend to have a different sensitivity. The electrodes at the far edges do not have a neighboring electrode on one side and this affects the electric field distribution in that region.

A sensitivity adjustment is available for the whole touchscreen. This adjustment is a basic algorithmic threshold that defines when a node is considered to have enough signal change to qualify as being in detect.

#### 3.4.2 MECHANICAL STACKUP

The mechanical stackup refers to the arrangement of material layers that exist above and below a touchscreen. The arrangement of the touchscreen in relation to other parts of the mechanical stackup has an effect on the overall sensitivity of the screen. QMatrix technology has an excellent ability to operate in the presence of ground planes close to the sensor. QMatrix sensitivity is attributed more to the interaction of the electric fields between the transmitting (X) and receiving (Y) electrodes than to the surface area of these electrodes. For this reason, stray capacitance on the X or Y electrodes does not strongly reduce sensitivity.

Front panel dielectric material has a direct bearing on sensitivity. Plastic front panels are usually suitable up to about 3 mm, and glass up to about 4 mm (dependent upon the screen size and layout). The thicker the front panel, the lower the signal-to-noise ratio of the measured capacitive changes and hence the lower the resolution of the touchscreen. In general, glass front panels are near optimal because they conduct electric fields almost twice as easily as plastic panels.

**NOTE** Care should be taken using ultra-thin glass panels as retransmission effects can occur, which can significantly degrade performance.

#### 4.0 SENSOR LAYOUT

The physical matrix can be configured to have one or more touch objects. These are configured using the appropriate touch objects (Multiple Touch Touchscreen and Key Array). It is not mandatory to have all the allowable touch objects present. The objects are disabled by default so only those that you wish to use need to be enabled.

#### 4.1 Electrodes

The device supports various configurations of electrodes as summarized below:

- Touchscreen: 32 X x 52 Y (subject to other configurations)
- Keys: Up to 32 keys in an X/Y grid (Key Array)

**NOTE** The specific electrode designs used in Microchip touchscreens are the subject of various patents and patent applications. Further information is available on request.

#### 4.2 Touch Panel Layout

When designing the physical layout of the touch panel, the following rules must be obeyed:

- · General layout rules:
  - Each touch object should be a regular rectangular shape in terms of the lines it uses.
  - The driven shield line (DS0) is connected internally to Y25. The driven shield, therefore, does not function if Y25 is not used for self capacitance measurements. For this reason, Y25 must be included within the sensor matrix if the driven shield is used.
- Additional layout rules for Multiple Touch Touchscreen T100:
  - Touchscreen object must start at X0, Y0.
  - A Multiple Touch Touchscreen T100 object cannot share an X or Y line with another touch object (for example, a Key Array T15).
- Additional layout rules for Key Array T15:
  - A Key Array should occupy higher X and Y lines than those used by a Multiple Touch Touchscreen T100 object
  - A Key Array T15 object cannot share an X or Y line with a Multiple Touch Touchscreen T100 object.
  - If multiple Key Arrays are to be used, see also Section 4.4.1 "Multiple Key Arrays".

#### 4.3 Screen Size

Table 4-1 lists some typical screen size and electrode pitch combinations to achieve various aspect ratios.

TABLE 4-1: TYPICAL SCREEN SIZES


Assest Datis	Matrix Circ	Nada Caunt	Screen Diagonal (Inches)				
Aspect Ratio	Matrix Size	Node Count	4.5 mm Pitch	5 mm Pitch	5.5 mm Pitch	6 mm Pitch	
16:10	X = 32, Y = 52	1664	10.82	12.02	13.22	14.42	
16:9	X = 29, Y = 52	1508	10.55	11.72	12.89	14.06	
4:3	X = 32, Y = 43	1376	9.5	10.55	11.61	12.66	
2:1	X = 26, Y = 52	1352	10.3	11.44	12.59	13.73	

#### 4.4 Key Arrays

For optimal performance in terms of cycle time overhead, it is recommended that the number of X (drive) lines used for the standard Key Array is kept to the minimum and designs should favor using Y lines where possible.


Figure 4-1 shows an example layout for a Touchscreen with a Key Array of 1  $\times$  4  $\times$  1 lines. Note that in this case using 1  $\times$  4  $\times$  1 lines for the Key Array would give better performance than using 4  $\times$  1  $\times$  1 lines.

FIGURE 4-1: EXAMPLE LAYOUT – OPTIMAL CYCLE TIME



If, however, the intention is to preserve a larger touchscreen size and maintain an optimal aspect ratio, then using equal X and Y lines for the key array can be considered, as in Figure 4-2.

FIGURE 4-2: EXAMPLE LAYOUT – OPTIMAL ASPECT RATIO




#### 4.4.1 MULTIPLE KEY ARRAYS

If multiple Key Arrays are to be used, restrictions apply to the use of an X and Y lines shared between the Key Arrays. When designing the physical layout of multiple Key Arrays, the following rules must be obeyed:

- The two Key Array T15 instances must share either X lines or Y lines (see Figure 4-3). If no X or Y lines are shared, the instance using the higher order X lines will not function.
- If the two Key Array T15 instances share X lines (see Figure 4-4):
  - Both Key Array T15 instances must have the same XORIGIN specified.
  - Each instance may use any number of Y lines (not exceeding 16 keys).
- If the two Key Array T15 instances share Y lines (see Figure 4-5):
  - All Y lines used by the Instance using the higher order X lines must be a subset of the lines used by the Instance using the lower order X lines. Any Y lines not used by the instance using the lower order X lines will not function.

#### FIGURE 4-3: MULTIPLE KEY ARRAYS – NO SHARED LINES



The instances do not share X or Y lines.

The instance with higher order X lines will not function.

#### FIGURE 4-4: MULTIPLE KEY ARRAYS – SHARED X LINES

#### **Good Layouts** Y Axis Y Axis Y Axis Key Array Key Array Key Array **XORIGIN** XORIGIN XORIGIN Key Array Key Array Key Array XORIGIN XORIGIN X Axis X Axis X Axis

Both instances have the same XORIGIN. The instances do not have to have the same number of X or Y lines.


# Y Axis Key Array These keys will not function Key Array X Axis X Axis X Axis

The two instances have different XORIGINs.


The instance with the higher order X lines will not function.

#### FIGURE 4-5: MULTIPLE KEY ARRAYS – SHARED Y LINES

#### **Good Layouts**




Both instances have the same number of Y lines. All keys will function.



Instance with higher order Y lines is a subset of the instance with the lower order Y lines. All keys will function.

#### **Bad Layouts**



Instance with higher order Y lines has more Y lines. Only the Y lines used by both instances will function.


#### 5.0 POWER-UP / RESET REQUIREMENTS

#### 5.1 Power-on Reset

There is an internal Power-on Reset (POR) in the device.

If an external reset is to be used the device must be held in RESET (active low) while the digital (Vdd), analog (AVdd) and digital I/O (VddIO) power supplies are powering up. The supplies must have reached their nominal values before the RESET signal is deasserted (that is, goes high). This is shown in Figure 5-1. See Section 13.2 "Recommended Operating Conditions" for nominal values for the power supplies to the device.

FIGURE 5-1: POWER SEQUENCING ON THE MXT1665T-AT



Note: 1) When using external RESET at power-up, VddIO must not be enabled after Vdd.

2) If Xvdd is powered from an external supply (not connected to Vdd), XVdd should be powered up after Vdd and must obey the rate-of-rise specification. If XVdd is connected directly to Vdd (3.3V), the two supplies can be brought up together.

#### CAUTION! XVdd must not be grounded when Vdd is active as damage to the device may result.

When using a boosted external XVdd power supply, Vdd must be applied to the device before the external XVdd supply to ensure that the different power domains in the device are initialized correctly. Typically this can be done by connecting the enable pin of the Switched-Mode Power Supply (SMPS) supplying XVdd to a 10 k $\Omega$  pull-up resistor connected to the Vdd, but the XVdd can be controlled separately by the host, if required.

If XVdd is not boosted, XVdd can be connected directly to Vdd to supply 3.3V, in which case the two supplies can be brought up together.

It is recommended that customer designs include the capability for the host to control all the maXTouch power supplies and pull the RESET line low.


After power-up, the device typically takes 93 ms before it is ready to start communications.

**NOTE** Device initialization will not complete until after all the power supplies are present. If any power supply is not present, internal initialization stalls and the device will not communicate with the host.

If the RESET line is released before the AVdd or external XVDD supply has reached its nominal voltage (see Figure 5-2), then some additional operations need to be carried out by the host. There are two options open to the host controller:

- Start the part in deep sleep mode and then send the command sequence to set the cycle time to wake the part and allow it to run normally. Note that in this case a calibration command is also needed.
- · Send a RESET command.

#### FIGURE 5-2: POWER SEQUENCING ON THE MXT1665T-AT – LATE RISE ON AVDD OR XVDD



The RESET pin can be used to reset the device whenever necessary. The RESET pin must be asserted low for at least 90 ns to cause a reset. After releasing the RESET pin the device typically takes 92 ms before it is ready to start communications. It is recommended to connect the RESET pin to a host controller to allow it to initiate a full hardware reset without requiring a power-down.

#### **WARNING**

The device should be reset only by using the RESET line. If an attempt is made to reset by removing the power from the device without also sending the signal lines low, power will be drawn from the interface lines and the device will not reset correctly.

Make sure that any lines connected to the device are below or equal to Vdd during power-up. For example, if RESET is supplied from a different power domain to the VDDIO pin, make sure that it is held low when Vdd is off. If this is not done, the RESET signal could parasitically couple power via the RESET pin into the Vdd supply.

NOTE The voltage level on the RESET pin of the device must never exceed VddIO (digital supply voltage).

A software RESET command (using the Command Processor T6 object) can be used to reset the chip. A software reset typically takes 113 ms. After the chip has finished it asserts the CHG line to signal to the host that a message is available. The reset flag is set in the Command Processor T6 object message data to indicate to the host that it has just completed a reset cycle. This bit can be used by the host to detect any unexpected brownout events. This allows the host to take any necessary corrective actions, such as reconfiguration.

#### **NOTE**

The CHG line is briefly set (~100 ms) as an input during power-up or reset. It is therefore particularly important that the line should be allowed to float high via the CHG line pull-up resistor during this period. It should never be driven by the host (see Section 13.6.4 "Reset Timings").


At power-on, the device performs a self-test routine (using the Self Test T25 object) to check for shorts that might cause damage to the device.

#### 5.2 Power-up and Reset Sequence – VddIO Enabled after Vdd

The power-up sequence that can be used in applications where VddIO must be powered up after Vdd, is shown in Figure 5-3.

In this case the communication interface to the maXTouch device is not driven by the host system. The RESET and CHG pins are connected to VddIO using suitable pull-up resistors. Vdd is powered up, followed by VddIO, no more than 10 ms after Vdd. Due to the pull-up resistors, RESET and CHG will rise with VddIO. The internal POR system ensures reliable boot up of the device and the CHG line will go low approximately 93 ms after Vdd to notify the host that the device is ready to start communication.

FIGURE 5-3: POWER-UP SEQUENCE



#### 5.3 Power-up and Initialization

The device uses a number of different power domains for optimum performance and contains circuitry to interface internal signals crossing between the different domains. There is also circuitry to ensure that the device interface logic will be initialized correctly as the device powers on. Note, however, that this does not negate specific instructions elsewhere in this section about the order that the different supplies should power up. Also, as previously mentioned, RESET should be held low until after all power rails are stable. In addition, the device will not initialize until all the voltage rails have powered up and are present.

If one domain loses power, however (for example, due to a fault or an ESD event), the device should be power-cycled to ensure that the interface logic is once again initialized. It is therefore recommended that customer designs include the capability for the host to control all the maXTouch power supplies and pull the RESET line low.

#### 5.4 Summary

The power-up and reset requirements for the maXTouch devices are summarized in Table 5-1.

TABLE 5-1: POWER-UP AND RESET REQUIREMENTS

Condition	External RESET	VddIO Delay (After Vdd)	AVdd Power-Up	Comments
1	Low at Power-up	0 ms	Before RESET is released	If AVdd bring-up is delayed, then additional actions will be required by the host (see
2	Not driven	<10 ms	Before VddIO	Section 5.1 "Power-on Reset"

#### 6.0 DETAILED OPERATION

#### 6.1 Touch Detection

The mXT1665T-AT allows for both mutual and self capacitance measurements, with the self capacitance measurements being used to augment the mutual capacitance measurements to produce reliable touch information.

When self capacitance measurements are enabled, touch classification is achieved using both mutual and self capacitance touch data. This has the advantage that both types of measurement systems can work together to detect touches under a wide variety of circumstances.

Mutual capacitance touch data is used wherever possible to classify touches as this has greater granularity than self capacitance measurements and provides positional information on touches.

Self capacitance measurements, on the other hand, allow for the detection of single touches in extreme cases, such as single thick glove touches, when touches can only be detected by self capacitance data and may be missed by mutual capacitance touch detection.

#### 6.2 Operational Modes

The device operates in two modes: **Active** (touch detected) and **Idle** (no touches detected). Both modes operate as a series of burst cycles. Each cycle consists of a short burst (during which measurements are taken) followed by an inactive sleep period. The difference between these modes is the length of the cycles. Those in idle mode typically have longer sleep periods. The cycle length is configured using the IDLEACQINT and ACTVACQINT settings in the Power Configuration T7. In addition, an *Active to Idle Timeout* setting is provided.

#### 6.3 Detection Integrator

The device features a touch detection integration mechanism. This acts to confirm a detection in a robust fashion. A counter is incremented each time a touch has exceeded its threshold and has remained above the threshold for the current acquisition. When this counter reaches a preset limit the sensor is finally declared to be touched. If, on any acquisition, the signal is not seen to exceed the threshold level, the counter is cleared and the process has to start from the beginning.

The detection integrator is configured using the appropriate touch objects (Multiple Touch Touchscreen T100, Key Array T15).

#### 6.4 Sensor Acquisition

The charge time is set using the Acquisition Configuration T8 object.

A number of factors influence the acquisition time for a single drive line and the total acquisition time for the sensor as a whole must not exceed 250 ms. If this condition is not met, a SIGERR will be reported.

Care should be taken to configure all the objects that can affect the measurement timing, for example, Acquisition Configuration T8, CTE Configuration T46 and Self Capacitance Configuration T111, so that these limits are not exceeded.

#### 6.5 Calibration

Calibration is the process by which a sensor chip assesses the background capacitance on each node. Nodes are only calibrated on reset and when:

• The node is enabled (that is, activated)

or

- The node is already enabled and one of the following applies:
  - The node is held in detect for longer than the Touch Automatic Calibration setting (TCHAUTOCAL in the Acquisition Configuration T8 object)
  - The signal delta on a node is at least the touch threshold (TCHTHR TCHHYST) in the anti-touch direction, while it meets the criteria in the Touch Recovery Processes that results in a recalibration
  - The host issues a recalibrate command
  - Certain configuration settings are changed

A status message is generated on the start and completion of a calibration.

Note that the device performs a global calibration; that is, all the nodes are calibrated together.

#### 6.6 Digital Filtering and Noise Suppression

The mXT1665T-AT supports on-chip filtering of the acquisition data received from the sensor. Specifically, the Noise Suppression T72 object provides an algorithm to suppress the effects of noise (for example, from a noisy charger plugged into the user's product). This algorithm can automatically adjust some of the acquisition parameters on-the-fly to filter the analog-to-digital conversions (ADCs) received from the sensor.

Additional noise suppression is provided by the Self Capacitance Noise Suppression T108 object. Similar in both design and configuration to the Noise Suppression T72 object, the Self Capacitance Noise Suppression T108 object is the noise suppression interface for self capacitance touch measurements.

Noise suppression is triggered when a noise source is detected.

- The host driver code can indicate when a noise source is present.
- The noise suppression is also triggered based on the noise levels detected using internal line measurements. The
  Noise Suppression T72 and Self Capacitance Noise Suppression T108 object selects the appropriate controls to
  suppress the noise present in the system.

#### 6.7 Shieldless Support and Display Noise Suppression

The mXT1665T-AT can support shieldless sensor design even with a noisy LCD.

The Optimal Integration feature is not filtering as such, but enables the user to use a shorter integration window. The integration window optimizes the amount of charge collected against the amount of noise collected, to ensure an optimal SNR. This feature also benefits the system in the presence of an external noise source. This feature is configured using the Shieldless T56 object.

Display noise suppression allows the device to overcome display noise simultaneously with external noise. This feature is based on filtering provided by the Lens Bending T65 object (see Section 6.10 "Lens Bending").

#### 6.8 Retransmission Compensation

The device can limit the undesirable effects on the mutual capacitance touch signals caused by poor device coupling to ground, such as poor sensitivity and touch break-up. This is achieved using the Retransmission Compensation T80 object. This object can be configured to allow the touchscreen to compensate for signal degradation due to these undesirable effects. If self capacitance measurements are also scheduled, the Retransmission Compensation T80 object will use the resultant data to enhance the compensation process.

The Retransmission Compensation T80 object is also capable of compensating for water presence on the sensor if self capacitance measurements are scheduled. In this case, both mutual capacitance and self capacitance measurements are used to detect moisture and then, once moisture is detected, self capacitance measurements are used to detect single touches in the presence of moisture.

#### 6.9 Grip Suppression

The device has grip suppression functionality to suppress false detections from a user's grip.

Self Capacitance grip suppression works by looking for characteristic shapes in the self capacitance measurement along the touchscreen boundary, and thereby distinguishing between a grip and a touch further into the sensor. Self capacitance grip suppression is configured using the Self Capacitance Grip Suppression T112 object.

#### 6.10 Lens Bending

The device supports algorithms to eliminate disturbances from the measured signal.

When the sensor suffers from the screen deformation (lens bending) the signal values acquired by normal procedure are corrupted by the disturbance component (bend). The amount of bend depends on:

- The mechanical and electrical characteristics of the sensor
- The amount and location of the force applied by the user touch to the sensor

The Lens Bending T65 object measures the bend component and compensates for any distortion caused by the bend. As the bend component is primarily influenced by the user touch force, it can be used as a secondary source to identify the presence of a touch. The additional benefit of the Lens Bending T65 object is that it will eliminate LCD noise as well.

#### 6.11 Glove Detection

The device has glove detection algorithms that process the measurement data received from the touchscreen classifying touches as potential gloved touches.

The Glove Detection T78 object is used to detect glove touches. In Normal Mode the Glove Detection T78 object applies vigorous glove classification to small signal touches to minimize the effect of unintentional hovering finger reporting. Once a gloved touch is found, the Glove Detection T78 object enters Glove Confidence Mode. In this mode the device expects the user to be wearing gloves so the classification process is much less stringent.

#### 6.12 Unintentional Touch Suppression

The Touch Suppression T42 object provides a mechanism to suppress false detections from unintentional touches from a large body area, such as from a face, ear or palm. The Touch Suppression T42 object also provides Maximum Touch Suppression to suppress all touches if more than a specified number of touches has been detected. There is one instance of the Touch Suppression T42 object for each Multiple Touch Touchscreen T100 object present on the device.

#### 6.13 Adjacent Key Suppression Technology

Adjacent Key Suppression (AKS) technology is a patented method used to detect which touch object (Multiple Touch Touchscreen T100 or Key Array T15) is touched, and to suppress touches on the other touch objects, when touch objects are located close together.

The device has two levels of AKS:

- The first level works between the touch objects (Multiple Touch Touchscreen T100 and Key Array T15). The touch objects are assigned to AKS groups. If a touch occurs within one of the touch objects in a group, then touches within other objects inside that group are suppressed. For example, if a touchscreen and a Key Array are placed in the same AKS group, then a touch in the touchscreen will suppress touches in the Key Array, and vice versa. Objects can be in more than one AKS group.
- The second level of AKS is internal AKS within an individual Key Array object. If internal AKS is enabled, then when one key is touched, touches on all the other keys within the Key Array are suppressed. Note that internal AKS is not present on other types of touch objects.

#### 7.0 HOST COMMUNICATIONS

Communication between the mXT1665T-AT and the host is achieved using one of the following interfaces:

- I<sup>2</sup>C (see Section 8.0 "I2C Communications")
- SPI (see Section 9.0 "SPI Communications")

Either host interface can be used, depending on the needs of the user's project, but only one interface should be used in any one design.

#### 7.1 Host Communication Mode Selection – COMMSEL Pin

The selection of the host I<sup>2</sup>C or SPI interface is determined by connecting the COMMSEL pin according to Table 7-1.

#### TABLE 7-1: HOST INTERFACE SELECTION

COMMSEL	Interface Selected
Connected to GND	SPI
Pulled up to VddIO (1)	I <sup>2</sup> C

Note 1: Requires a pull-up resistor; see Section 2.0 "Schematics"

#### 7.2 I<sup>2</sup>C Address Selection – ADDSEL Pin

The I<sup>2</sup>C address is selected by connecting the ADDSEL pin according to Table 7-2.

#### TABLE 7-2: I<sup>2</sup>C ADDRESS SELECTION

ADDSEL	I <sup>2</sup> C Address	
Connected to GND	0x4A	
Pulled up to VddIO (1)	0x4B	

Note 1: Requires a pull-up resistor; see Section 2.0 "Schematics"

#### 8.0 I<sup>2</sup>C COMMUNICATIONS

Communication with the device can be carried out over the I<sup>2</sup>C interface.

The I<sup>2</sup>C interface is used in conjunction with the  $\overline{\text{CHG}}$  line. The  $\overline{\text{CHG}}$  line going active signifies that a new data packet is available. This provides an interrupt-style interface and allows the device to present data packets when internal changes have occurred. See Section 8.6 "CHG Line" for more information.

#### 8.1 I<sup>2</sup>C Addresses

The device supports two  $I^2C$  device addresses that are selected using the ADDSEL line at start up. The two internal  $I^2C$  device addresses are 0x4A and 0x4B. The selection of the address (and the communication mode) is described in Section 7.2 " $I^2C$  Address Selection – ADDSEL Pin".

The I<sup>2</sup>C address is shifted left to form the SLA+W or SLA+R address when transmitted over the I<sup>2</sup>C interface, as shown in Table 8-1.

TABLE 8-1: FORMAT OF AN I<sup>2</sup>C ADDRESS

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Address: 0x4A or 0x4B					Read/write	


#### 8.2 Writing To the Device

A WRITE cycle to the device consists of a START condition followed by the I<sup>2</sup>C address of the device (SLA+W). The next two bytes are the address of the location into which the writing starts. The first byte is the Least Significant Byte (LSByte) of the address, and the second byte is the Most Significant Byte (MSByte). This address is then stored as the address pointer.

Subsequent bytes in a multi-byte transfer form the actual data. These are written to the location of the address pointer, location of the address pointer + 1, location of the address pointer + 2, and so on. The address pointer returns to its starting value when the WRITE cycle STOP condition is detected.

Figure 8-1 shows an example of writing four bytes of data to contiguous addresses starting at 0x1234.

#### FIGURE 8-1: EXAMPLE OF A FOUR-BYTE WRITE STARTING AT ADDRESS 0X1234




#### 8.3 I<sup>2</sup>C Writes in Checksum Mode

In  $I^2C$  checksum mode an 8-bit CRC is added to all  $I^2C$  writes. The CRC is sent at the end of the data write as the last byte before the STOP condition. All the bytes sent are included in the CRC, including the two address bytes. Any command or data sent to the device is processed even if the CRC fails.

To indicate that a checksum is to be sent in the write, the most significant bit of the MSByte of the address is set to 1. For example, the  $I^2$ C command shown in Figure 8-2 writes a value of 150 (0x96) to address 0x1234 with a checksum. The address is changed to 0x**9**234 to indicate checksum mode.

#### FIGURE 8-2: EXAMPLE OF A WRITE TO ADDRESS 0X1234 WITH A CHECKSUM



© 2018 Microchip Technology Inc.

#### 8.4 Reading From the Device

Two I<sup>2</sup>C bus activities must take place to read from the device. The first activity is an I<sup>2</sup>C write to set the address pointer (LSByte then MSByte). The second activity is the actual I<sup>2</sup>C read to receive the data. The address pointer returns to its starting value when the read cycle NACK is detected.


It is not necessary to set the address pointer before every read. The address pointer is updated automatically after every read operation. The address pointer will be correct if the reads occur in order. In particular, when reading multiple messages from the Message Processor T5 object, the address pointer is automatically reset to allow continuous reads (see Section 8.5 "Reading Status Messages with DMA").

The WRITE and READ cycles consist of a START condition followed by the I<sup>2</sup>C address of the device (SLA+W or SLA+R respectively). Note that in this mode, calculating a checksum of the data packets is not supported.

Figure 8-3 shows the I<sup>2</sup>C commands to read four bytes starting at address 0x1234.

#### FIGURE 8-3: EXAMPLE OF A FOUR-BYTE READ STARTING AT ADDRESS 0X1234

**Set Address Pointer** 



#### **Read Data**



#### 8.5 Reading Status Messages with DMA


The device facilitates the easy reading of multiple messages using a single continuous read operation. This allows the host hardware to use a direct memory access (DMA) controller for the fast reading of messages, as follows:

- 1. The host uses a write operation to set the address pointer to the start of the Message Count T44 object, if necessary. Note that the STOP condition at the end of the read resets the address pointer to its initial location, so it may already be pointing at the Message Count T44 object following a previous message read. If a checksum is required on each message, the most significant bit of the MSByte of the read address must be set to 1.
- 2. The host starts the read operation of the message by sending a START condition.
- 3. The host reads the Message Count T44 object (one byte) to retrieve a count of the pending messages.
- 4. The host calculates the number of bytes to read by multiplying the message count by the size of the Message Processor T5 object. Note that the host should have already read the size of the Message Processor T5 object in its initialization code.
- 5. Note that the size of the Message Processor T5 object as recorded in the Object Table includes a checksum byte. If a checksum has not been requested, one byte should be deducted from the size of the object. That is: number of bytes = count x (size 1).
- 6. The host reads the calculated number of message bytes. It is important that the host does *not* send a STOP condition during the message reads, as this will terminate the continuous read operation and reset the address pointer. No START and STOP conditions must be sent between the messages.
- 7. The host sends a STOP condition at the end of the read operation after the last message has been read. The NACK condition immediately before the STOP condition resets the address pointer to the start of the Message Count T44 object.

Figure 8-4 shows an example of using a continuous read operation to read three messages from the device without a checksum. Figure 8-5 shows the same example with a checksum.

#### FIGURE 8-4: CONTINUOUS MESSAGE READ EXAMPLE – NO CHECKSUM

**Set Address Pointer** 







FIGURE 8-5: CONTINUOUS MESSAGE READ EXAMPLE – I<sup>2</sup>C CHECKSUM MODE

**Set Address Pointer** 

# START SLA+W LSB MSB | 0x80 Checksum STOP

Message Count Object



There are no checksums added on any other  $I^2C$  reads. An 8-bit CRC can be added, however, to all  $I^2C$  writes, as described in Section 8.3 " $I^2C$  Writes in Checksum Mode".

An alternative method of reading messages using the CHG line is given in Section 8.6 "CHG Line".

#### 8.6 CHG Line


The CHG line is an active-low, open-drain output that is used to alert the host that a new message is available in the Message Processor T5 object. This provides the host with an interrupt-style interface with the potential for fast response times. It reduces the need for wasteful I<sup>2</sup>C communications.

The CHG line should always be configured as an input on the host during normal usage. This is particularly important after power-up or reset (see Section 5.0 "Power-up / Reset Requirements").

A pull-up resistor is required to VddIO (see Section 2.0 "Schematics").

The  $\overline{\text{CHG}}$  line operates in two modes when it is used with I<sup>2</sup>C communications, as defined by the Communications Configuration T18 object.

#### FIGURE 8-6: CHG LINE MODES FOR I<sup>2</sup>C-COMPATIBLE TRANSFERS



In Mode 0 (edge-triggered operation):

- 1. The CHG line goes low to indicate that a message is present.
- 2. The CHG line goes high when the first byte of the first message (that is, its report ID) has been sent and acknowledged (ACK sent) and the next byte has been prepared in the buffer.
- 3. The STOP condition at the end of an I<sup>2</sup>C transfer causes the CHG line to stay high if there are no more messages. Otherwise the CHG line goes low to indicate a further message.

Note that Mode 0 also allows the host to continually read messages by simply continuing to read bytes back without issuing a STOP condition. Message reading should end when a report ID of 255 ("invalid message") is received. Alternatively the host ends the transfer by sending a NACK after receiving the last byte of a message, followed by a STOP condition. If there is another message present, the  $\overline{\text{CHG}}$  line goes low again, as in step 1. In this mode the state of the  $\overline{\text{CHG}}$  line does not need to be checked during the I $^2$ C read.

In Mode 1 (level-triggered operation):

- 1. The CHG line goes low to indicate that a message is present.
- 2. The CHG line remains low while there are further messages to be sent after the current message.
- 3. The CHG line goes high again only once the first byte of the last message (that is, its report ID) has been sent and acknowledged (ACK sent) and the next byte has been prepared in the output buffer.

Mode 1 allows the host to continually read the messages until the CHG line goes high, and the state of the CHG line determines whether or not the host should continue receiving messages from the device.

NOTE The state of the CHG line should be checked only between messages and not between the bytes of a message. The precise point at which the CHG line changes state cannot be predicted and so the state of the CHG line cannot be guaranteed between bytes.

The Communications Configuration T18 object can be used to configure the behavior of the CHG line. In addition to the CHG line operation modes described above, this object allows direct control over the state of the CHG line.

#### 8.7 SDA and SCL

The I<sup>2</sup>C bus transmits data and clock with SDA and SCL, respectively. These are open-drain. The device can only drive these lines low or leave them open. The termination resistors (Rp) pull the line up to VddIO if no I<sup>2</sup>C device is pulling it down.

The termination resistors should be chosen so that the rise times on SDA and SCL meet the  $I^2C$  specifications for the interface speed being used, bearing in mind other loads on the bus. For best latency performance, it is recommended that no other devices share the  $I^2C$  bus with the maXTouch controller.

#### 8.8 Clock Stretching

The device supports clock stretching in accordance with the  $I^2C$  specification. It may also instigate a clock stretch if a communications event happens during a period when the device is busy internally. The maximum clock stretch is approximately 10 - 15 ms.

The device has an internal bus monitor that can reset the internal  $I^2C$  hardware if either SDA or SCL is stuck low for more than 200 ms. This means that if a prolonged clock stretch of more than 200 ms is seen by the device, then any ongoing transfers with the device may be corrupted.

The bus monitor is enabled or disabled using the Communications Configuration T18 object.

#### 9.0 SPI COMMUNICATIONS

#### 9.1 Communications Protocol

Communication with the device can be carried out over the Serial Peripheral Interface (SPI). The host communicates with the mXT1665T-AT over the SPI using a master-slave relationship, with the mXT1665T-AT acting in slave mode.

#### 9.2 SPI Operation

The SPI uses four logic signals:

- Serial Clock (SCK) output from the host.
- Master Output, Slave Input (MOSI) output from the host, input to the mXT1665T-AT. Used by the host to send
  data to the mXT1665T-AT.
- Master Input, Slave Output (MISO) input to the host, output from the mXT1665T-AT. Used by the mXT1665T-AT to send data to the host.
- Slave Select (SS) active low output from the host.

In addition the following pin is used:

• Change Line (CHG) – active low input to the host, output from the mXT1665T-AT. Used by the mXT1665T-AT to indicate that a response is ready for transmission (see Section 9.2.1 "Change Line (CHG)") or that an OBP message is pending.

The master pulls SS low at the start of the SPI transaction and it remains low until the end of it.

At each byte, the master generates 8 clock pulses on SCK. With these 8 clock pulses, a byte of data is transmitted from the master to the slave over MOSI, most significant bit first.

Simultaneously a byte of data is transmitted from the slave to the master over MISO, also most significant bit first.

The mXT1665T-AT requires that the clock idles "high" (CPOL=1). The data on MOSI and MISO pins are set at the falling edges and sampled at the rising edges (CPHA=1). This is known as SPI Mode 3.

The mXT1665T-AT SPI interface can operate at a SCK frequency of up to 8 MHz.

#### **NOTE**

The SPI interface is used in half duplex mode, even though it is a full duplex communication bus by its nature. This simplifies the protocol, minimizes the CPU processing required and avoids possible timing critical scenarios. This means that only one of the two in/out data lines (MOSI/MISO) will be meaningful at a time. During a read operation, therefore, the host must transmit 0xFF bytes on the MOSI line while it is reading data from the slave device. Similarly, during a write operation, the host must ignore the data on the MISO line.

An SPI transaction is considered as initiated when the  $\overline{SS}$  line is asserted (active low) by the host and terminated when it is deasserted. The host can abort a transfer at any time by deasserting the  $\overline{SS}$  line.

#### 9.2.1 CHANGE LINE (CHG)

The CHG line is an active-low, open-drain output that is used as an interrupt to alert the host that the slave is ready to send a response or that an OBP message is pending and ready to be read from the Host.

The change line must be handled by the host as a falling edge triggered line. It must not be used a level triggered line. This avoids the situation in which the host initiates a new read/write operation (because the interrupt line is still asserted following a previous SPI transaction) but the target is not yet ready to handle it.

To prevent the host missing an interrupt, the target device can use a retriggering mechanism for the interrupt line. This guarantees that any pending message is always delivered. This mechanism must be enabled in the Communications Configuration T18 object.

#### 9.2.2 SPI PROTOCOL OPCODES

The allowed operations and responses codes used by the SPI protocol are shown in Table 9-1.

TABLE 9-1: SPI OPCODES

Name	Value	Operation			
Write Operation and Responses (see Section 9.3 "Write Operation and Responses")					
SPI_WRITE_REQ	0x01	Write operation request			
SPI_WRITE_OK	0x81	Write operation succeeded (response)			
SPI_WRITE_FAIL	0x41	Write operation failed (response)			
Read Operation and Responses (see Section 9.4 "Read Operation and Responses")					
SPI_READ_REQ	0x02	Read operation request			
SPI_READ_OK	0x82	Read operation succeeded (response)			
SPI_READ_FAIL	0x42	Read operation failed (response)			
General Responses (see Section 9.5 "General Operations")					
SPI_INVALID_REQ	0x04	Invalid operation (response)			
SPI_INVALID_CRC	0x08	Invalid CRC (response)			

All the responses reported in Table 9-1 require the Interrupt line to go from inactive (deasserted) to active (asserted) before the host can read a response following an SPI\_READ\_REQ or SPI\_WRITE\_REQ operation.

#### 9.2.3 SPI TRANSACTION HEADER

Every SPI transaction includes a 6-byte HEADER that has the format shown in Table 9-2.

TABLE 9-2: HEADER FORMAT

Byte	Field	Description	
0	Opcode	Op code for the transaction	
1	Address LSByte	The memory address of the slave device where the Host wants to write to	
2	Address MSByte	or read from.	
3	Length LSByte	The number of bytes that the host wants to write to or read from the sla	
4	Length MSByte	device.	
5	CRC	8-bit CRC	

An 8-bit CRC is used to detect errors on the 5 bytes of the header (that is: Opcode, Address LSB, Address MSB, Length LSByte, Length MSByte) in order to prevent the writing to or reading from unwanted objects if the header gets corrupted during the SPI transfer. The 8-bit CRC algorithm is the same as that used to calculate the CRC for Message Processor T5 messages.


#### 9.3 Write Operation and Responses

The write operation and its responses allows the host to write to an object configuration area.

The flow and timing are shown in Figure 9-1.

Note that no detection mechanism is provided at the SPI network layer level on the data written, but the host can check the correctness of the data that is read back by using a checksum. This allows the host to detect whether the payload of the write operation was corrupted or not during the SPI transaction (see Figure 9-5).


#### FIGURE 9-1: SPI WRITE CONFIGURATION MESSAGE FLOW AND TIMING



#### 9.3.1 SPI WRITE REQ

Figure 9-2 shows the message format used for the write request operation.





#### In Figure 9-2:

- 0x01 is the opcode
- . Addr LSB and Addr MSB together specify the address to which the host wishes to write
- Len LSB and Len MSB together specify the length of the data in bytes. This is the total number of bytes that the Host wishes to write to the slave device (excluding the header bytes)
- CRC-8 is the 8-bit CRC
- Byte 0 .. Byte 63 contain the data that is to be written (64 bytes maximum).

If the host needs to write more than 64 bytes of data then multiple SPI\_WRITE\_REQ operations are required.

Following an SPI\_WRITE\_REQ operation, the host must wait for a response from the device before accessing the SPI bus again. If the slave system does not assert the interrupt line within 10 ms, a HW reset or a retry from the Host is necessary. When the response is ready to be sent, the target device asserts the interrupt line to notify the host that a message is ready to be read. Only at this point is the host allowed to initiate a new SPI transaction to read back the response related to the previous write operation.


This means that an object message will be blocked during the time that a response related to a previous read or write request is pending and has not yet been read back by the Host.

The following responses are possible following an SPI\_WRITE\_REQ operation:

- SPI\_WRITE\_OK Generated if the write operation was successfully completed (the memory address and length specified by the host were within the allowed accessible memory map regions). See Section 9.3.2 "SPI\_WRITE\_OK"
- SPI\_WRITE\_FAIL Generated if the write operation failed, for example if the host tries to write to an address outside the available memory map. See Section 9.3.3 "SPI\_WRITE\_FAIL"
- SPI\_INVALID\_REQ See Section 9.5.1 "SPI\_INVALID\_REQ"
- SPI\_INVALID\_CRC See Section 9.5.2 "SPI\_INVALID\_CRC"

#### 9.3.2 SPI WRITE OK

Figure 9-3 shows the message format used for the write OK response.




#### In Figure 9-3:

- 0x81 is the opcode
- · Addr LSB and Addr MSB together specify the address to which the data was written
- Len LSB and Len MSB together specify the length of the data in bytes. This is the total number of bytes that was written to the slave device (excluding the header bytes)
- CRC-8 is the 8-bit CRC

#### 9.3.3 SPI\_WRITE\_FAIL

Figure 9-4 shows the message format used for the write fail response.



# In Figure 9-4:


- 0x41 is the opcode
- · Addr LSB and Addr MSB together specify the address to which the host requested the write
- Len LSB and Len MSB together specify the length of the data in bytes. This is the total number of bytes that the Host attempted to write to the slave device (excluding the header bytes)
- CRC-8 is the 8-bit CRC

# 9.4 Read Operation and Responses

The read request operation allows the host to read from the object memory map for the device. This allows the host to read a message from the Message Processor T5 object or read from an object configuration area.

The flow and timing are shown in Figure 9-5.

FIGURE 9-5: SPI READ CONFIGURATION MESSAGE FLOW AND TIMING



Normally a limit of 64 bytes is allowed for data reads. If the host tries to read more than 64 bytes, the slave returns SPI\_READ\_FAIL (see Section 9.4.3 "SPI\_READ\_FAIL"). A mechanism is provided, however, that supports the DMA transfer of a large block of data that exceeds this limit. This is achieved by the provision of multiple instances of the Data Container T117 object within the device that allow up to 3360 bytes of data to be read in a contiguous manner.


Under certain circumstances, a CRC can be used as an error detection mechanism when reading an object:

- Message Processor T5 When reading a message from the Message Processor T5 object, an optional CRC as an error detection mechanism is provided. This is enabled in the Message Processor T5 object.
- Data Container T117 When performing a block data transfer from Data Container T117 instances, however, the header bytes within the data can be configured to provide a CRC on the data.
- All other objects When reading from any other object configuration area, no error detection mechanism is provided, as this operation is typically performed only at system startup. It is possible, however, to verify a read operation by performing it twice and comparing the results.

# 9.4.1 SPI READ REQ

Figure 9-6 shows the message format used for the read request operation.

FIGURE 9-6: SPI\_READ\_REQ



© 2018 Microchip Technology Inc.

The SPI\_READ\_REQ operation can be initiated by the host at any time, regardless of the state of the interrupt line. The slave device will assert the interrupt line when there are object messages pending. When the master asserts SS (whether to respond to the slave asserting the interrupt line or because the master wants to initiate a transaction), the interrupt line is deasserted until the message from the master has been received and processed.

#### In Figure 9-6:

- 0x02 is the opcode
- Addr LSB and Addr MSB together specify the address from which the host wishes to read
- Len LSB and Len MSB together specify the length of the data in bytes. This is the total number of bytes (excluding the header bytes) that the Host wishes to read from the slave device. The limit is 64 bytes for normal reads, and 3360 maximum for a block data transfer from Data Container T117 instances
- CRC-8 is the 8-bit CRC

The actual data is sent in the subsequent SPI READ OK operation.

Following an SPI\_READ\_REQ operation, the host must wait for a response to be ready from the device before accessing the SPI bus again. If the slave system does not assert the interrupt line within 10 ms, a HW reset or a retry from the Host is necessary. When the response is ready to be sent, the target device asserts the interrupt line to notify the host that a message is ready to be read. Only at this point is the host allowed to initiate a new SPI transaction to read back the response related to the previous write operation.


The following responses are possible following an SPI\_READ\_REQ operation:

- SPI\_READ\_OK Generated if the read operation was successfully completed (the memory address and length specified by the host were within the allowed accessible memory map regions). See Section 9.4.2 "SPI\_READ\_OK"
- SPI\_READ\_FAIL Generated if the read operation failed, for example if the host tries to read from an address
  outside the available memory map. See Section 9.4.3 "SPI\_READ\_FAIL"
- SPI\_INVALID\_REQ See Section 9.5.1 "SPI\_INVALID\_REQ"
- SPI\_INVALID\_CRC See Section 9.5.2 "SPI\_INVALID\_CRC"

#### 9.4.2 SPI READ OK

Figure 9-7 shows the message format used for the read OK response.

#### FIGURE 9-7: SPI READ OK




#### In Figure 9-7:

- 0x82 is the opcode
- · Addr LSB and Addr MSB together specify the address from which the host requested the data should be read
- Len LSB and Len MSB together specify the length of the data in bytes. This is the total number of bytes that the Host requested to read from the slave device (excluding the header bytes)
- CRC-8 is the 8-bit CRC
- Byte 0 .. Byte N-1 contain the data that is to be written, where N the number of bytes (maximum 64 bytes for normal reads, and 3360 for block data transfers from Data Container T117 instances)

Note that, although the slave device flushes the transmit buffer when the host performs a read operation, any attempt by the Host to read more data than expected (that is, greater than Len bytes) could cause the slave device to transmit junk data on the MISO line.

# 9.4.3 SPI\_READ\_FAIL

Figure 9-8 shows the message format used for the read fail response.




#### In Figure 9-8:

- 0x42 is the opcode
- · Addr LSB and Addr MSB together specify the address from which the host requested the data should be read
- Len LSB and Len MSB together specify the length of the data in bytes. This is the total number of bytes that the Host attempted to read from the slave device (excluding the header bytes)
- CRC-8 is the 8-bit CRC

# 9.5 General Operations

#### 9.5.1 SPI INVALID REQ

Figure 9-9 shows the message format used for the Invalid Request response. The purpose of this opcode is to report to the host that the opcode of the last request was not recognized or that the Host has tried to perform another read or write operation without waiting for the response from the previous request.




# In Figure 9-9:

- 0x04 is the opcode
- Addr LSB and Addr MSB together specify the address received in the invalid request
- Len LSB and Len MSB together specify the length of the data in bytes. This is the total number of bytes that the Host attempted to read from or write to from the slave device (excluding the header bytes)
- CRC-8 is the 8-bit CRC

#### 9.5.2 SPI INVALID CRC

Figure 9-10 shows the message format used for the Invalid CRC response. The purpose of this opcode is to report an error in the CRC check performed on the received data.



Addr LSB

#### In Figure 9-10:

• 0x08 is the opcode

MISO

· Addr LSB and Addr MSB together specify the address received in the last request

0x08

• Len LSB and Len MSB together specify the length of the data in bytes. This is the total number of bytes that the Host attempted to read from or write to from the slave device in the last request (excluding the header bytes)

Addr MSB

Len LSB

Len MSB

CRC-8


• CRC-8 is the 8-bit CRC

# 9.6 Example of a Failed Transaction

In order to prevent unpredictable system behavior, the host *must* always wait for the response of the last request issued to be ready before initiating a new SPI request transaction. If the host does not comply with the protocol specification, clashes can occur.

For example, Figure 9-11 shows the situation in which an SPI\_READ\_OK (0x82) response with a payload of 3 bytes is expected, but the host performs an SPI\_WRITE\_ REQ (0x01) operation instead to write 5 bytes to address *Addr1*. In this case, the slave device outputs the SPI\_READ\_OK data on the MISO line (this will have been prepared in advance before the interrupt line was asserted) and ignores the new Host request received on the MOSI line. The slave device will send the Host an SPI\_INVALID\_REQ response, in response to the following read or write request, to indicate a violation of the SPI protocol.

FIGURE 9-11: EXAMPLE CLASH – SPI WRITE REQ WHEN SPI READ OK IS EXPECTED



#### 10.0 PCB DESIGN CONSIDERATIONS

#### 10.1 Introduction

The following sections give the design considerations that should be adhered to when designing a PCB layout for use with the mXT1665T-AT. Of these, power supply and ground tracking considerations are the most critical.

By observing the following design rules, and with careful preparation for the PCB layout exercise, designers will be assured of a far better chance of success and a correctly functioning product.

#### 10.2 Printed Circuit Board

Microchip recommends the use of a four-layer printed circuit board for mXT1665T-AT applications. This, together with careful layout, will ensure that the board meets relevant EMC requirements for both noise radiation and susceptibility, as laid down by the various national and international standards agencies.

#### 10.2.1 PCB CLEANLINESS

Modern no-clean-flux is generally compatible with capacitive sensing circuits.

**CAUTION!** 

If a PCB is reworked to correct soldering faults relating to any device, or to any associated traces or components, be sure that you fully understand the nature of the flux used during the rework process. Leakage currents from hygroscopic ionic residues can stop capacitive sensors from functioning. If you have any doubts, a thorough cleaning after rework may be the only safe option.

# 10.3 Power Supply

## 10.3.1 SUPPLY QUALITY

While the device has good Power Supply Rejection Ratio properties, poorly regulated and/or noisy power supplies can significantly reduce performance.

Particular care should be taken of the AVdd supply, as it supplies the sensitive analog stages in the device.

#### 10.3.2 SUPPLY RAILS AND GROUND TRACKING

Power supply and clock distribution are the most critical parts of any board layout. Because of this, it is advisable that these be completed before any other tracking is undertaken. After these, supply decoupling, and analog and high speed digital signals should be addressed. Track widths for all signals, especially power rails should be kept as wide as possible in order to reduce inductance.

The Power and Ground planes themselves can form a useful capacitor. Flood filling for either or both of these supply rails, therefore, should be used where possible. It is important to ensure that there are no floating copper areas remaining on the board: all such areas should be connected to the ground plane. The flood filling should be done on the outside layers of the board.

#### 10.3.3 POWER SUPPLY DECOUPLING

Decoupling capacitors should be fitted as specified in Section 2.3 "Schematic Notes".

The decoupling capacitors must be placed as close as possible to the pin being decoupled. The traces from these capacitors to the respective device pins should be wide and take a straight route. They should be routed over a ground plane as much as possible. The capacitor ground pins should also be connected directly to a ground plane.


Surface mounting capacitors are preferred over wire-leaded types due to their lower ESR and ESL. It is often possible to fit these decoupling capacitors underneath and on the opposite side of the PCB to the digital ICs. This will provide the shortest tracking, and most effective decoupling possible.

## 10.4 Voltage Regulators

Each supply rail requires a Low Drop-Out (LDO) voltage regulator, although an LDO can be shared where supply rails share the same voltage level.

Figure 10-1 shows an example circuit for an LDO.

FIGURE 10-1: EXAMPLE LDO CIRCUIT



An LDO regulator should be chosen that provides adequate output capability, low noise, good load regulation and step response. The voltage regulators listed in Table 10-1 have been tested and found to work well with maXTouch devices. If it is desired to use an alternative LDO, however, certain performance criteria should be verified before using the device. These are:

- Stable with high value multi-layer ceramic capacitors on the output
- Low output noise less than 100  $\mu V$  RMS over the range 10 Hz to 1 MHz
- Good load transient response this should be less than 35 mV peak when a load step change of 100 mA is applied at the device output terminal
- No-load stable Some LDOs become unstable if the output current falls below a certain minimum. If this is the case, then this minimum must be lower than the minimum current consumed by the mXT1665T-AT (for example, in deep sleep).

TABLE 10-1: SUITABLE LDO REGULATORS

Manufacturer	Device	Current Rating (mA)	
Microchip Technology Inc.	MCP1824	300	
Microchip Technology Inc.	MCP1824S	300	
Microchip Technology Inc.	MAQ5300	300	
Microchip Technology Inc.	MCP1725	500	
Analog Devices	ADP122/ADP123	300	
Diodes Inc.	AP2125	300	
Diodes Inc.	AP7335	300	
Linear Technology	LT1763CS8-3.3	500	
NXP	LD6836	300	
Texas Instruments	LP3981	300	

- Note 1: Some manufacturers claim that minimal or no capacitance is required for correct regulator operation. However, in all cases, a minimum of a 1.0 µF ceramic, low ESR capacitor at the input and output of these devices should be used. The manufacturer's datasheets should always be referred to when selecting capacitors for these devices and the typical recommended values, types and dielectrics adhered to.
  - 2: A"soft-start" regulator with excellent noise and load step regulation will be needed to satisfy the XVdd supply requirements. 1% resistors should be used to define the nominal output voltage. If 5% resistors are used, the nominal XVdd voltage must be reduced accordingly to ensure that the recommended voltage range is adhered to.

#### 10.4.1 SINGLE SUPPLY OPERATION

When designing a PCB for an application using a single LDO, extra care should be taken to ensure short, low inductance traces between the supply and the touch controller supply input pins. Ideally, tracking for the individual supplies should be arranged in a star configuration, with the LDO at the junction of the star. This will ensure that supply current variations or noise in one supply rail will have minimum effect on the other supplies. In applications where a ground plane is not practical, this same star layout should also apply to the power supply ground returns.

Only regulators with a 300 mA or greater rating can be used in a single-supply design.

Refer to the following application note for more information on routing with a single LDO:

Application Note: MXTAN0208 – Design Guide for PCB Layouts for maXTouch Touch Controllers

#### 10.4.2 MULTIPLE VOLTAGE REGULATOR SUPPLY

The AVdd supply stability is critical for the device because this supply interacts directly with the analog front end. If noise problems exist when using a single LDO regulator, Microchip recommends that AVdd is supplied by a regulator that is separate from the digital supply and high voltage regulators. This reduces the amount of noise injected into the sensitive, low signal level parts of the design.

## 10.5 Analog I/O

In general, tracking for the analog I/O signals from the device should be kept as short as possible. These normally go to a connector which interfaces directly to the touchscreen.

Ensure that adequate ground-planes are used. An analog ground plane should be used in addition to a digital one. Care should be taken to ensure that both ground planes are kept separate and are connected together only at the point of entry for the power to the PCB. This is usually at the input connector.

# 10.6 Component Placement and Tracking

It is important to orient all devices so that the tracking for important signals (such as power and clocks) are kept as short as possible.

#### 10.6.1 DIGITAL SIGNALS

In general, when tracking digital signals, it is advisable to avoid sharp directional changes on sensitive signal tracks (such as analog I/O) and any clock or crystal tracking.

A good ground return path for all signals should be provided, where possible, to ensure that there are no discontinuities.

## 10.7 EMC and Other Observations

The following recommendations are not mandatory, but may help in situations where particularly difficult EMC or other problems are present:

- Try to keep as many signals as possible on the inside layers of the board. If suitable ground flood fills are used on
  the top and bottom layers, these will provide a good level of screening for noisy signals, both into and out of the
  PCB.
- Ensure that the on-board regulators have sufficient tracking around and underneath the devices to act as a heatsink. This heatsink will normally be connected to the 0 V or ground supply pin. Increasing the width of the copper tracking to any of the device pins will aid in removing heat. There should be no solder mask over the copper track underneath the body of the regulators.
- Ensure that the decoupling capacitors, especially high capacity ceramic type, have the requisite low ESR, ESL and good stability/temperature properties. Refer to the regulator manufacturer's datasheet for more information.

## 11.0 GETTING STARTED WITH MXT1665T-AT/MXT1665T-AB

# 11.1 Establishing Contact

#### 11.1.1 COMMUNICATION WITH THE HOST

The host can use the following interfaces to communicate with the device:

- I<sup>2</sup>C interface (see Section 8.0 "I2C Communications")
- SPI interface (see Section 9.0 "SPI Communications")

Any interface available on the device can be used. See Section 7.0 "Host Communications" for more information.

#### 11.1.2 POWER-UP SEQUENCE

On power-up, the  $\overline{\text{CHG}}$  line goes low to indicate that there is new data to be read from the device. If the  $\overline{\text{CHG}}$  line does not go low, there is a problem with the device.

Once the CHG line goes low, the host should attempt to read the first 7 bytes of memory from location 0x00 to establish that the device is present and running following power-up.

A checksum check is performed on the configuration settings held in the non-volatile memory. If the checksum does not match a stored copy of the last checksum, then this indicates that the settings have become corrupted. This is signaled to the host by setting the configuration error bit in the message data for the Command Processor T6 object.

# 11.2 Using the Object Protocol

The device has an object-based protocol that is used to communicate with the device. Typical communication includes configuring the device, sending commands to the device, and receiving messages from the device.

The host must perform the following initialization so that it can communicate with the device:

- 1. Read the start positions of all the objects in the device from the Object Table and build up a list of these addresses.
- 2. Use the Object Table to calculate the report IDs so that messages from the device can be correctly interpreted.

#### 11.2.1 CLASSES OF OBJECTS

The mXT1665T-AT contains the following classes of objects:

- Debug objects provide a raw data output method for development and testing.
- General objects required for global configuration, transmitting messages and receiving commands.
- Touch objects operate on measured signals from the touch sensor and report touch data.
- Signal processing objects process data from other objects (typically signal filtering operations).
- Support objects provide additional functionality on the device.

#### 11.2.2 OBJECT INSTANCES

# TABLE 11-1: OBJECTS ON THE MXT1665T-AT

Object	Description	Number of Instances	Usage
Debug Objects			
Diagnostic Debug T37	Allows access to diagnostic debug data to aid development.	1	Debug commands only. No configuration/tuning necessary. Not for use in production.
General Objects			•
Message Processor T5  Handles the transmission of messages. This object holds a message in its memory space for the host to read.		1	No configuration necessary.
Command Processor T6	Performs a command when written to. Commands include reset, calibrate and backup settings.	1	No configuration necessary.

TABLE 11-1: OBJECTS ON THE MXT1665T-AT (CONTINUED)

Object	Description	Number of Instances	Usage	
Power Configuration T7	er Configuration T7  Controls the sleep mode of the device. Power consumption can be lowered by controlling the acquisition frequency and the sleep time between acquisitions.		Must be configured before use.	
Acquisition Configuration T8	Controls how the device takes each capacitive measurement.	1	Must be configured before use.	
Touch Objects				
Key Array T15	Creates a rectangular array of keys. A Key Array T15 object reports simple on/off touch information.	2	Enable and configure as required.	
Multiple Touch Touchscreen T100	Creates a Touchscreen that supports the tracking of more than one touch.	1	Enable and configure as required.	
Signal Processing Objects				
One-touch Gesture Processor T24	Operates on the data from a Touchscreen object. A One-touch Gesture Processor T24 converts touches into one-touch finger gestures (for example, taps, double taps and drags).	1	Enable and configure as required.	
Two-touch Gesture Processor T27	Operates on the data from a One-touch Gesture Processor T24 object. A Two- touch Gesture Processor T27 converts touches into two-touch finger gestures (for example, pinches, stretches and rotates).	1	Enable and configure as required.	
Touch Suppression T42	Suppresses false detections caused by unintentional large touches by the user.	1	Enable and configure as required.	
Shieldless T56	Allows a sensor to use true single-layer co-planar construction.	1	Enable and configure as required.	
Lens Bending T65	Compensates for lens deformation (lens bending) by attempting to eliminate the disturbance signal from the reported deltas.	3	Enable and configure as required.	
Noise Suppression T72	Performs various noise reduction techniques during touchscreen signal acquisition.	1	Enable and configure as required.	
Glove Detection T78	Allows for the reporting of glove touches.	1	Enable and configure as required.	
Retransmission Compensation T80	Limits the negative effects on touch signals caused by poor device coupling to ground.	1	Enable and configure as required.	
Self Capacitance Noise Suppression T108	Suppresses the effects of external noise within the context of self capacitance touch measurements.	1	Enable and configure as required.	
Self Capacitance Grip Suppression T112			Enable and configure as required.	
Support Objects				
Communications Configuration T18	Configures additional communications behavior for the device.	1	Check and configure as necessary.	
GPIO Configuration T19	Allows the host controller to configure and use the general purpose I/O pins on the device.	1	Enable and configure as required.	

TABLE 11-1: OBJECTS ON THE MXT1665T-AT (CONTINUED)

Object	Description	Number of Instances	Usage
Self Test T25	Configures and performs self-test routines to find faults on a touch sensor.	1	Configure as required for pin test commands.
User Data T38	Provides a data storage area for user data.	1	Configure as required.
Message Count T44	Provides a count of pending messages.	1	Read-only object.
CTE Configuration T46	Controls the capacitive touch engine for the device.	1	Must be configured.
Timer T61	Provides control of a timer.	6	Enable and configure as required.
Dynamic Configuration Controller T70	Allows rules to be defined that respond to system events.	20	Enable and configure as required.
Dynamic Configuration Container T71	Allows the storage of user configuration on the device that can be selected at runtime based on rules defined in the Dynamic Configuration Controller T70 object.	1	Configure if Dynamic Configuration Controller T70 is in use.
Touch Event Trigger T79	Configures touch triggers for use with the event handler.	1	Enable and configure as required.
Auxiliary Touch Configuration T104	Allows the setting of self capacitance gain and thresholds for a particular measurement to generate auxiliary touch data for use by other objects.	1	Enable and configure if using self capacitance measurements
Self Capacitance Global Configuration T109	Provides configuration for a self capacitance measurements employed on the device.	1	Check and configure as required (if using self capacitance measurements).
Self Capacitance Tuning Parameters T110	Provides configuration space for a generic set of settings for self capacitance measurements.	4	Use under the guidance of Microchip field engineers only.
Self Capacitance Configuration T111	Provides configuration for self capacitance measurements employed on the device.	2	Check and configure as required (if using self capacitance measurements).
Self Capacitance Measurement Configuration T113	Configures self capacitance measurements to generate data for use by other objects.	1	Enable and configure as required.
Data Container T117	Provides a mechanism for retrieving specific data held in the device's internal memory.	14	Read-only object. No configuration necessary.
Data Container Controller T118	Provides direct access to internal data in memory for use with the Data Container T117 objects.	1	Enable and configure as required.

# 11.2.3 CONFIGURING AND TUNING THE DEVICE

The objects are designed such that a default value of zero in their fields is a "safe" value that typically disables functionality. The objects must be configured before use and the settings written to the non-volatile memory using the Command Processor T6 object.

Perform the following actions for each object:

- 1. Enable the object, if the object requires it.
- 2. Configure the fields in the object, as required.
- 3. Enable reporting, if the object supports messages, to receive messages from the object.

# 11.3 Writing to the Device

The following mechanisms can be used to write to the device:

- Using an I<sup>2</sup>C write operation (see Section 8.2 "Writing To the Device").
- Using the SPI write operation (see Section 9.3 "Write Operation and Responses").

Communication with the device is achieved by writing to the appropriate object:

- To send a command to the device, an appropriate command is written to the Command Processor T6 object.
- To configure the device, a configuration parameter is written to the appropriate object. For example, writing to the Power Configuration T7 configures the power consumption for the device and writing to the touchscreen Multiple Touch Touchscreen T100 object sets up the touchscreen. Some objects are optional and need to be enabled before use.

#### **IMPORTANT!**

When the host issues any command within an object that results in a flash write to the device Non-Volatile Memory (NVM), that object should have its CTRL RPTEN bit set to 1, if it has one. This ensures that a message from the object writing to the NVM is generated at the completion of the process and an assertion of the CHG line is executed.

The host must also ensure that the assertion of the CHG line refers to the expected object report ID before asserting the RESET line to perform a reset. Failure to follow this guidance may result in a corruption of device configuration area and the generation of a CFGERR.

# 11.4 Reading from the Device

Status information is stored in the Message Processor T5 object. This object can be read to receive any status information from the device. The following mechanisms provide an interrupt-style interface for reading messages in the Message Processor T5 object:

- The CHG line is asserted whenever a new message is available in the Message Processor T5 object (see Section 8.6 "CHG Line"). See Section 8.4 "Reading From the Device" for information on the format of the I<sup>2</sup>C read operation.
- When using the SPI interface, two SPI transactions must take place: the first is an SPI Read request which is used to set the address pointer (Address LSByte and MSByte) and to indicate to the slave device how many bytes (Length LSByte and MSByte) the Host wants to read; the second is a response which comes with a payload that actually contains the data that was requested (see Section 9.4 "Read Operation and Responses").

Note that the host should always wait to be notified of messages. The host should not poll the device for messages. In particular, when the SPI interface is used, the CHG line must never be polled. The reason for this is that when polling the Host handling of the CHG line will be level based instead of falling edge based, as is required.

# 12.0 DEBUGGING AND TUNING

# 12.1 SPI Debug Interface

The SPI Debug Interface is used for tuning and debugging when running the system and allows the development engineer to use Microchip maXTouch Studio to read the real-time raw data. This uses the low-level debug port, accessed via the SPI interface.

The SPI Debug Interface consists of the DBG\_SS, DBG\_CLK, and DBG\_DATA lines. It is recommended that these pins are routed to test points on all designs such that they can be connected to external hardware during system development. These lines should not be connected to power or GND. See Section 2.3.9 "SPI Debug Interface" for more details.

The SPI Debug Interface is enabled by the Command Processor T6 object and by default will be off.

NOTE The touch controller will take care of the pin configuration. When the DBG\_SS, DBG\_CLK, and DBG\_DATA lines are in use for debugging, any alternative function for the pins cannot be used.

# 12.2 Object-based Protocol

The device provides a mechanism for obtaining debug data for development and testing purposes by reading data from the Diagnostic Debug T37 object.

**NOTE** The Diagnostic Debug T37 object is of most use for simple tuning purposes. When debugging a design, it is preferable to use the SPI Debug Interface, as this will have a much higher bandwidth and can provide real-time data.

#### 12.3 Self Test

There is a Self Test T25 object that runs self-test routines in the device to find hardware faults on the sense lines and the electrodes. This object also performs an initial pin fault test on power-up to ensure that there is no X-to-Y short before the high-voltage supply is enabled inside the chip. A high-voltage short on the sense lines would break the device.

# 13.0 SPECIFICATIONS

# 13.1 Absolute Maximum Specifications

Vdd	3.6 V
VddlO	3.6 V
AVdd	3.6 V
XVdd (external)	10.0 V
Maximum continuous combined pin current, all GPIOn pins	80 mA
Voltage forced onto any pin	0.3 V to Vdd/VddIO/AVdd + 0.3 V
Configuration parameters maximum writes	10,000
Maximum junction temperature	125°C

# **CAUTION!**

Stresses beyond those listed under *Absolute Maximum Specifications* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum specification conditions for extended periods may affect device reliability.

# 13.2 Recommended Operating Conditions

Operating temperature	mXT1665T-AT: -40°C to +85°C (Grade 3)
	mXT1665T-AB: -40°C to +105°C (Grade 2)
Storage temperature	-60°C to +150°C
Vdd	3.3 V ±5%
VddIO	1.9 V to 3.3 V ±5%
AVdd	3.3 V ±5%
External XVdd – Static	3.3 V to 8.5 V
XVdd – With Voltage Booster enabled	<ul><li>6.2 V Nominal, Band Gap Referenced</li><li>7.4 V Nominal, Band Gap Referenced</li><li>8.5 V Nominal, Band Gap Referenced (Recommended)</li></ul>
Temperature slew rate	10°C/min

© 2018 Microchip Technology Inc.

# 13.2.1 DC CHARACTERISTICS

# 13.2.1.1 Analog Voltage Supply – AVdd

Parameter	Min	Тур	Max	Units	Notes
AVdd					
Operating limits	3.14	3.3	3.47	V	
Supply Rise Rate	-	-	0.036	V/µs	For example, for a 3.3 V rail, the voltage must not rise in less than 92 µs

# 13.2.1.2 Digital Voltage Supply – Vdd, VddlO

Parameter	Min	Тур	Max	Units	Notes
VddIO					
Operating limits	1.81	3.3	3.47	V	I <sup>2</sup> C
Supply Rise Rate	_	_	0.036	V/µs	For example, for a 3.3 V rail, the voltage must not rise in less than 92 µs
Vdd	•			•	•
Operating limits	3.14	3.3	3.47	V	
Supply Rise Rate	_	_	0.036	V/µs	For example, for a 3.3 V rail, the voltage must not rise in less than 92 µs
Supply Fall Rate	-	-	0.05	V/µs	For example, for a 3.3 V rail, the voltage must not fall in less than 66 µs

# 13.2.1.3 XVdd Voltage Supply – XVdd

Parameter	Min	Тур	Max	Units	Notes
XVdd					
Operating limits	3.14	-	9.0	V	External XVdd supply
Supply Rise Rate	-	-	0.1	V/µs	For example, for a 9.0 V rail, the voltage must not rise in less than 90 µs

# 13.2.2 POWER SUPPLY RIPPLE AND NOISE

Parameter	Min	Тур	Max	Units	Notes
Vdd	_	-	±50	mV	Across frequency range 1 Hz to 1 MHz
AVdd	-	_	±40	mV	Across frequency range 1 Hz to 1 MHz, with Noise Suppression enabled

# 13.3 Test Configuration

The values listed below were used in the reference unit to validate the interfaces and derive the characterization data provided in the following sections.

**TABLE 13-1: TEST CONFIGURATION** 


	Description/Setting (Numbers in Decimal)
Acquisition Configuration T8	
CHRGTIME	72
MEASALLOW	11
MEASIDLEDEF	1
MEASACTVDEF	1
One-touch Gesture Processor T24	Object Enabled
Two-touch Gesture Processor T27	Object Enabled
Touch Suppression T42	Object Enabled
CTE Configuration T46	
IDLESYNCSPERX	16
ACTVSYNCSPERX	16
Lens Bending T65 Instance 0	Object Enabled
Noise Suppression T72	Object Enabled
Glove Detection T78	Object Enabled
Retransmission Compensation T80	Object Enabled
Multiple Touch Touchscreen T100	Object Enabled
XSIZE	30
YSIZE	52
Auxiliary Touch Configuration T104	Object Enabled
Self Capacitance Noise Suppression T108	Object Enabled
Self Capacitance Configuration T111 Instance 0	
INTTIME	80
IDLESYNCSPERL	24
ACTVSYNCSPERL	24
Self Capacitance Configuration T111 Instance 1	
INTTIME	80
IDLESYNCSPERL	32
ACTVSYNCSPERL	32

# 13.4 Current Consumption – I<sup>2</sup>C Interface

**NOTE** The characterization charts show typical values based on the configuration in Table 13-1. Actual power consumption in the user's application will depend on the circumstances of that particular project and will vary from that shown here. Further tuning will be required to achieve an optimal performance.

## 13.4.1 ANALOG SUPPLY


Acquisition Rate (ms)	0 Touches (mA)	1 Touch (mA)	5 Touches (mA)	10 Touches (mA)
Free-run	25.37	24.69	24.60	24.71
10	22.87	21.73	21.91	21.94
16	14.21	13.61	14.26	13.82
32	7.23	6.75	8.52	7.66
64	4.24	3.80	3.95	4.46
128	2.59	2.14	1.58	2.93
254	0.93	1.00	0.81	1.06



# 13.4.2 DIGITAL SUPPLY


# 13.4.2.1 Vdd

Acquisition Rate (ms)	0 Touches (mA)	1 Touch (mA)	5 Touches (mA)	10 Touches (mA)
Free-run	11.74	12.50	14.12	15.59
10	10.92	11.25	12.75	14.31
16	6.99	7.32	8.41	9.20
32	3.88	4.14	5.73	5.62
64	2.30	2.35	2.85	3.37
128	1.60	1.59	1.67	1.94
254	1.22	1.32	2.01	1.57




# 13.4.2.2 VddIO

Acquisition Rate (ms)	0 Touches (mA)	1 Touch (mA)	5 Touches (mA)	10 Touches (mA)
Free-run	0.22	1.21	1.21	1.21
10	0.22	1.22	1.21	1.21
16	0.23	1.22	1.22	1.22
32	0.24	1.23	1.23	1.23
64	0.24	1.23	1.23	1.23
128	0.24	1.24	1.24	1.24
254	0.24	1.24	1.24	1.24



# 13.4.3 XVDD SUPPLY

Acquisition Rate (ms)	0 Touches (mA)	1 Touch (mA)	5 Touches (mA)	10 Touches (mA)
Free-run	0.80	0.80	0.80	0.80
10	0.75	0.72	0.73	0.72
16	0.46	0.45	0.49	0.45
32	0.24	0.23	0.23	0.23
64	0.11	0.11	0.15	0.11
128	0.04	0.04	0.07	0.04
254	0.03	0.03	0.03	0.03




# 13.5 Current Consumption - SPI Interface

**NOTE** The characterization charts show typical values based on the configuration in Table 13-1. Actual power consumption in the user's application will depend on the circumstances of that particular project and will vary from that shown here. Further tuning will be required to achieve an optimal performance.

## 13.5.1 ANALOG SUPPLY


Acquisition Rate (ms)	0 Touches (mA)	1 Touch (mA)	5 Touches (mA)	10 Touches (mA)
Free-run	26.19	25.52	25.53	25.43
10	24.06	22.90	23.53	23.66
16	16.11	15.40	17.60	19.51
32	9.47	9.08	11.24	11.84
64	6.11	6.17	8.61	8.84
128	5.30	4.87	6.64	7.15
254	3.69	3.71	4.13	6.17



# 13.5.2 DIGITAL SUPPLY


# 13.5.2.1 Vdd

Acquisition Rate (ms)	0 Touches (mA)	) 1 Touch (mA) 5 Touches (m		10 Touches (mA)
Free-run	11.93	12.68	14.18	16.19
10	11.42	11.95	13.48	15.45
16	9.30	9.69	11.73	13.27
32	7.66	7.85	8.31	9.79
64	6.73	6.35	7.51	8.10
128	6.44	6.39	6.59	7.34
254	6.22	6.19	6.35	6.85




# 13.5.2.2 VddIO

Acquisition Rate (ms)	0 Touches (mA)	1 Touch (mA)	5 Touches (mA)	10 Touches (mA)
Free-run	0.48	1.51	1.51	1.51
10	0.48	1.51	1.51	1.51
16	0.49	1.52	1.52	1.52
32	0.50	1.53	1.53	1.53
64	0.50	1.53	1.53	1.53
128	0.50	1.53	1.53	1.53
254	0.50	1.53	1.53	1.53



# 13.5.3 XVDD SUPPLY

Acquisition Rate (ms)	0 Touches (mA)	1 Touch (mA)	5 Touches (mA)	10 Touches (mA)
Free-run	0.80	0.79	0.79	0.79
10	0.78	0.77	0.77	0.77
16	0.71	0.70	0.72	0.71
32	0.64	0.64	0.65	0.67
64	0.61	0.61	0.61	0.63
128	0.60	0.61	0.59	0.62
254	0.59	0.59	0.59	0.59



# 13.6 Timing Specifications


## 13.6.1 TOUCH LATENCY

**TABLE 13-2: TOUCH LATENCY** 

Conditions: XSIZE = 30; YSIZE = 52; IDLE/ACTSYNCPERX = Free run; Active Pipelining = On; Idle Pipelining = Off;  $T = -40^{\circ}C$ ,  $25^{\circ}C$ ,  $85/105^{\circ}C$ 

	T7 = Free Run					
T100 TCHDIDOWN	Min (ms)	Avg (ms)	Max (ms)			
1	13.5	18.2	27.6			
2	25.4	30.4	39.1			

## 13.6.2 SPEED



# 13.6.3 BURST FREQUENCY TOLERANCE

The burst frequency is directly correlated to the system clock. The burst frequency tolerance depends on the tolerance of the system's oscillator (see Table 13-3).

TABLE 13-3: OSCILLATOR TOLERANCE - DFLL130

Conditions: T= -40°C, 25°C, 85/105°C

Min Drift	Тур	Max Drift	Notes
-5%	110 MHz (calibrated)		Minimum/Maximum drift is specified as percentage below/ above target frequency

# 13.6.4 RESET TIMINGS

Parameter	Min	Тур	Max	Units	Notes
Power on to CHG line low	80	93	118	ms	Vdd supply for POR VddIO supply for external reset
Hardware reset to CHG line low	80	92	117	ms	
Software reset to CHG line low	94	113	148	ms	

Note 1: Any CHG line activity before the power-on or reset period has expired should be ignored by the host. Operation of this signal cannot be guaranteed before the power-on/reset periods have expired.

# 13.7 Touchscreen Sensor Characteristics

Parameter	Description	Min	Тур	Max	Units	Notes
Cm	Mutual capacitance	0.15	-	10	pF	Single node
Срх	Self capacitance load to X	-	-	100	pF	Single X line
Сру	Self capacitance load to Y	-	-	100	pF	Single Y line
∆Срх	Self capacitance imbalance on X	-	_	9.7	pF	Value increases by 1 pF for every 45 pF reduction in Cpx
∆Сру	Self capacitance imbalance on Y	-	-	9.7	pF	Value increases by 1 pF for every 45 pF reduction in Cpy

# 13.8 Input/Output Characteristics

Parameter	Description	Min	Тур	Max	Units	Notes		
Input (All inp	Input (All input pins connected to the VddIO power rail)							
Vil	Low input logic level	-0.3	-	0.3 × VddIO	V	VddIO = 1.9 V to Vdd		
Vih	High input logic level	0.7 × VddIO	-	VddIO	V	VddIO = 1.9 V to Vdd		
lil	Input leakage current	ı	ı	1	μΑ	Pull-up resistors disabled		
RESET pin	Internal pull-up resistor	20	40	60	kΩ			
GPIO pin	Internal pull-up/pull-down resistor							
Output (All o	utput pins connected to the VddIC	) power rai	I)					
Vol	Low output voltage	0	-	0.2 × VddIO	V	VddIO = 1.9 V to Vdd IoI = -2 mA		
Voh	High output voltage	0.8 × VddIO	-	VddIO	V	VddIO = 1.9 V to Vdd Ioh = 2 mA		
GPIO pin	Internal pull-up/pull-down resistor	20	40	60	kΩ			

# 13.9 I<sup>2</sup>C Specification

Parameter	Value
Addresses	0x4A or 0x4B
I <sup>2</sup> C specification	Revision 6.0
Maximum bus speed (SCL) (1)	3.4 MHz
Standard Mode (2)	100 kHz
Fast Mode (2)	400 kHz
Fast Mode Plus (2)	1 MHz
High Speed Mode (2)	3.4 MHz

- Note 1: The values of pull-up resistors should be chosen to ensure SCL and SDA rise and fall times meet the I<sup>2</sup>C specification. The value required will depend on the amount of capacitance loading on the lines.
  - 2: In systems with heavily laden I<sup>2</sup>C lines, even with minimum pull-up resistor values, bus speed may be limited by capacitive loading to less than the theoretical maximum.
  - 3: More detailed information on I<sup>2</sup>C operation is available from www.nxp.com/documents/user\_manual/UM10204.pdf.

# 13.10 SPI Bus Specification

Parameter	Specification	
Mode	Mode 3 (CPOL = 1 and CPHA = 1)	
Clock idle state	High	
Setup on	Leading (falling) edge	
Sample on	Trailing (rising) edge	
Word size	8-bit	
Maximum clock rate	8 MHz	

# 13.11 Touch Accuracy and Repeatability

Parameter	Min	Тур	Max	Units	Notes
Linearity (touch only; 5.4 mm electrode pitch)	_	±1	-	mm	8 mm or greater finger
Linearity (touch only; 4.2 mm electrode pitch)	_	±0.5	-	mm	4 mm or greater finger
Accuracy	-	±1	-	mm	
Accuracy at edge	-	±2	-	mm	
Repeatability	-	±0.25	-	%	X axis with 12-bit resolution

# 13.12 Thermal Packaging

#### 13.12.1 THERMAL DATA

Parameter	Description	Тур	Unit	Condition	Package
$\theta_{JA}$	Junction to ambient thermal resistance	45.4	°C/W	Still air	144-pin LQFP 20 × 20 × 1.4 mm
$\theta_{\sf JC}$	Junction to case thermal resistance	10.3	°C/W		144-pin LQFP 20 × 20 × 1.4 mm

## 13.12.2 JUNCTION TEMPERATURE

The maximum junction temperature allowed on this device is 125°C.

The average junction temperature in °C (T<sub>J</sub>) for this device can be obtained from the following:

$$T_J = T_A + (P_D \times \theta_{JA})$$

If a cooling device is required, use this equation:

$$T_J = T_A + (P_D \times (\theta_{HEATSINK} + \theta_{JC}))$$

#### where:

- θ<sub>JA</sub>= package thermal resistance, Junction to ambient (°C/W) (see Section 13.12.1 "Thermal Data")
- θ<sub>JC</sub> = package thermal resistance, Junction to case thermal resistance (°C/W) (see Section 13.12.1 "Thermal Data")
- θ<sub>HEATSINK</sub> = cooling device thermal resistance (°C/W), provided in the cooling device datasheet
- P<sub>D</sub> = device power consumption (W)
- T<sub>A</sub> is the ambient temperature (°C)

#### 13.13 ESD Information

Parameter	Value	Reference standard	Notes
Human Body Model (HBM)	±3,000 V	AEC-Q100	
Charge Device Model (CDM)	±500 V	AEC-Q100	Except corner pins
	±750 V	AEC-Q100	Corner pins only

# 13.14 Soldering Profile

Profile Feature	Green Package
Average Ramp-up Rate (217°C to Peak)	3°C/s max
Preheat Temperature 175°C ±25°C	150 – 200°C
Time Maintained Above 217°C	60 – 150 s
Time within 5°C of Actual Peak Temperature	30 s
Peak Temperature Range	260°C
Ramp down Rate	6°C/s max
Time 25°C to Peak Temperature	8 minutes max

# 13.15 Moisture Sensitivity Level (MSL)


MSL Rating	Package Type(s)	Peak Body Temperature	Specifications
MSL3	QFP	260°C	AEC-Q100

© 2018 Microchip Technology Inc.


# 14.0 PACKAGING INFORMATION

# 14.1 Package Marking Information

#### 14.1.1 144-PIN LQFP



#### 14.1.2 144-PIN LQFP



#### 14.1.3 ORDERABLE PART NUMBERS


The product identification system for maXTouch devices is described in "Product Identification System". That section also lists example part numbers for the mXT1665T-AT device.

# 14.2 Package Details

The following section gives the technical details of the package for the device.

#### 14.2.1 144-PIN LQFP 20 x 20 x 1.4 MM

**NOTE** For the most current package drawings, please see the Microchip Packaging Specification located at <a href="http://www.microchip.com/packaging">http://www.microchip.com/packaging</a>



# APPENDIX A: ASSOCIATED DOCUMENTS

**NOTE** Some of the documents listed below are available under NDA only.

The following documents are available by contacting your Microchip representative:

#### **Product Documentation**

Application Note: MXTAN0213 – Interfacing with maXTouch Touchscreen Controllers

# Touchscreen design and PCB/FPCB layout guidelines

- Application Note: QTAN0054 Getting Started with maXTouch Touchscreen Designs
- Application Note: MXTAN0208 Design Guide for PCB Layouts for maXTouch Touch Controllers
- Application Note: QTAN0080 Touchscreens Sensor Design Guide

# Configuring the device

• Application Note: QTAN0059 - Using the maXTouch Self Test Feature

#### Miscellaneous

- Application Note: QTAN0050 Using the maXTouch Debug Port
- Application Note: QTAN0058 Rejecting Unintentional Touches with the maXTouch Touchscreen Controllers
- Application Note: QTAN0061 maXTouch Sensitivity Effects for Mobile Devices

#### **Tools**

• maXTouch Studio User Guide (distributed as on-line help with maXTouch Studio)

# APPENDIX B: REVISION HISTORY

# **Revision IX (January 2017)**

Initial edition for firmware revision 1.0.AB - Atmel Release version

# Revision A (September 2017)

Reformatted edition for firmware revision 1.0.AB – Microchip Release version

This revision incorporates the following updates:

- Updated to Microchip datasheet format:
  - "Pin configuration" moved to start of datasheet
  - "To Our Valued Customers" added
  - Section 14.0 "Packaging Information" updated with new headings. Part numbers moved to "Product Identification System"
  - Associated Documents moved to Appendix A "Associated Documents"
  - Revision History moved to this appendix
  - Index added
  - "Product Identification System" added
  - "The Microchip Web Site", "Customer Change Notification Service" and "Customer Support" sections added
  - Front and back covers updated
- · Features:
  - Typical touchscreen size updated
  - Automotive Applications section added
  - Touch Sensor Technology section added
  - Panel / cover glass support section replaced by Front Panel Material. Recommended panel thickness for glass and plastic revised
  - Advanced Touch Handling section merged into Touch Performance section. Burst Frequency and Scan Speed one finger reporting rate added
  - On-chip Gestures placed in own section
  - Application Interfaces: SPI Debug Interface added
  - Design Services section added
  - Other feature points rearranged
- · "Pin configuration":
  - DBG\_SS functionality now correctly listed on pin 64 and not pin 51
  - Table updated to show power rail information
- Section 1.0 "Overview of mXT1665T-AT/mXT1665T-AB":
  - Touch detection description updated
- · Section 2.0 "Schematics":
  - Schematic drawing modified to show the maximum number of decoupling capacitors required. DBG\_SS functionality now shown on pin 64. Schematic drawing rearranged to fit on page.
  - Section 2.3.1 "Power Supply": New section added
  - Section 2.3.2 "Decoupling capacitors": Advice on decoupling capacitors modified to recommend maximum number of decoupling capacitors
  - Section 2.3.3 "Pull-up Resistors": New section added
  - Section 2.3.8 "GPIO Pins": Information on sharing GPIO pins with the SPI Debug Interface removed (no longer relevant)
  - Section 2.3.9 "SPI Debug Interface": advice updated
- Section 4.0 "Sensor Layout":
  - Text rearranged into sections to make layout rules clearer
  - Multiple Touch Touchscreen T100 rules updated
  - Section 4.3 "Screen Size" added

- Section 5.0 "Power-up / Reset Requirements":
  - Updated with minor rewording
  - Section 5.4 "Summary" moved to end
- · Section 6.0 "Detailed Operation":
  - Section 6.4 "Sensor Acquisition" updated
  - Section 6.7 "Shieldless Support and Display Noise Suppression": Optimal Integration feature added
  - Section 6.9 "Grip Suppression" added
  - Section 6.13 "Adjacent Key Suppression Technology": updated to remove unnecessary information
- Section 10.0 "PCB Design Considerations":
  - Section 10.4 "Voltage Regulators": Additional performance criterion added
  - Table 10-1: Microchip MCP1824S, MAQ5300 and MCP1725 LDOs added
  - I<sup>2</sup>C Line Pull-up Resistor section removed; information duplicated elsewhere
- Section 11.0 "Getting Started with mXT1665T-AT/mXT1665T-AB":
  - Section 11.1.2 "Power-up Sequence": Information and advice corrected
- Section 13.0 "Specifications":
  - Specifications updated to show both 85°C and 105°C operating temperatures
  - Section 13.1 "Absolute Maximum Specifications": Maximum combined GPIO pin current added
  - Section 13.2.1 "DC Characteristics": Tables in sub-sections updated to show rise/fall rates correctly with explanatory notes
  - Section 13.2.2 "Power Supply Ripple and Noise" moved and now quotes single AVdd value
  - Section 13.4 "Current Consumption I<sup>2</sup>C Interface": Note added to say characterization charts show typical values
  - Section 13.5 "Current Consumption SPI Interface": Note added to say characterization charts show typical values
  - Section 13.6.1 "Touch Latency": Range of values updated to reflect both temperature device variants
  - Section 13.6.4 "Reset Timings": Range of values updated to reflect both temperature device variants
  - Section 13.7 "Touchscreen Sensor Characteristics" added
  - Section 13.8 "Input/Output Characteristics": All I/O pins are listed in the table.
  - Section 13.9 "I2C Specification": Specific resistor values removed
  - Section 13.13 "ESD Information": Corner and non-corner figures now listed
- · Appendix A "Associated Documents":
  - Referenced documents updated
- mXT1665T-AB temperature variant device added and operating temperature information updated throughout
- DBG\_DAT pin renamed to DBG\_DATA
- GPIO/PWM Configuration T19 object renamed to GPIO Configuration T19
- maXCharger T72 object renamed to Noise Suppression T72
- Self Capacitance maXCharger T108 object renamed to Self Capacitance Noise Suppression T108
- · References to restricted documents removed throughout
- References to Atmel Corporation removed or changed to Microchip Technology Inc, where appropriate
- · New documentation number assigned

## Revision B (July 2018)

This revision incorporates the following updates:

- Section 5.0 "Power-up / Reset Requirements":
  - Figure 5-1 and accompanying text updated to clarify that XVdd can be connected directly to Vdd if XVdd is not boosted

# **INDEX**

Absolute maximum specifications			
ADDSEL pin   Sect   Initial Specifications   Sect   Sect	A		reading from
ADDSEL pin   28, 29	Absolute maximum specifications	51	reading mess
Adjacent key suppression technology.  AKS. See Adjacent key suppression Analog VO			SCL line
AKS. See Adjacent key suppression Analog I/O			SDA line
Analog I/O			specification.
Analog voltage supply   52	· · · · · · · · · · · · · · · · · · ·	45	writes in chec
AVdd voltage supply		52	writing to the
C         SDA line           Calibration         25           Capacitive Touch Engine (CTE)         10           Charge time         25           Checksum in PC writes         29           CHG line         Junction temper           PC         32           mode 0 operation         33           mode 1 operation         33           mode 1 operation         33           SPI         35           Clock stretching         34           Communications mode selection         28           communication mode selection         28           FC. See FC communications         M           Component placement and tracking         45           Connection Information see Pinouts         3           Customer Notification Service         74           Customer Notification Service         74           Customer Notification Service         74           Decoupling appacitors         50           object-based protocol         50           self test         50           SPI Debug Interface         15, 50           Decoupling capacitors         13, 43           Detaction integrator         25           Detaction integr		4	
Capacitive Touch Engine (CTE)	•		
Internet Address   Capacitive Touch Engine (CTE)		l m	
Charge time			
Checksum in I <sup>2</sup> C writes         29         Junction temper           CHG line         32         K           I <sup>2</sup> C         32         K           mode 0 operation         33         Key array layout for no same proper layout for no sa		10	itemet Address
CHG line         Junction temper           I²C         32         K           mode 0 operation         33         Key array           mode 1 operation         33         Key array           mode 1 operation         33         L           Clock stretching         34         L           Communications         28         Lens bending           Communication mode selection         28           i²C. See ê²C communications         Miso           Component placement and tracking         45           Connection Information see Pinouts         3           Customer Change Notification Service         74           Customer Support         74           Moisture sensiti         Moisture sensiti           Most ine         Misoline           Multiple key array         Multiple key array			
Commode 0 operation		29 Ji	unction temperati
mode 0 operation         33         Key array layout for no mode 1 operation         33         Key array layout for no specification         34         L			
Mode 1 operation   33   SPI   35   SPI   3			
SPI	•	K	ey array
Clock stretching.	•		layout for mul
Communications         28         Lens bending           communication mode selection         28           j°C. See °FC communications         Mill           Component placement and tracking         45           Connection Information see Pinouts         3           Customer Change Notification Service         74           Customer Notification Service         74           Customer Support         74           D         Multiple key arra           Multiple key arra         Multiple key arra           Debugging         50           object-based protocol         50           self test         50			
communication mode selection         28         Lens bending           i²C. See ê²C communications         M           Component placement and tracking         45         Microchip Interm           Connection Information see Pinouts         3         Moisture sensiti           Customer Change Notification Service         74         Multiple function           Customer Support         74         Multiple key arre           Customer Support         74         Multiple key arre           D         Mutual capacita           DC characteristics         52         N           Debugging         50         Mutual capacita           object-based protocol         50         Mutual capacita           self test         50         Operational mode           SPI Debug Interface         15, 50         O           Decoupling capacitors         13, 43         Object-based properation and           Detailed operation         25         Operational mode           Device         0         Oscillator tolera           Overview         10         P           DFL130 oscillator olerance specification         62         P           Digital filtering         26         PCB design           Digital signals	•	20	•
PC   See   PC communications   SPI   See   SPI   Connection   Information   See   Pinouts   3   Microchip Interm MISO line   Miso line line line line line line line line		1 (	ens bending
SPI. See SPI communications			П
Component placement and tracking         45           Connection Information see Pinouts         3           Customer Change Notification Service         74           Customer Support         74           D         MUltiple function           DC characteristics         52           Debugging         50           object-based protocol         50           self test         50           SPI Debug Interface         15, 50           Decoupling capacitors         13, 43           Detailed operation         25           Detailed operation         25           Detailed operation integrator         25           Device         Overview of the           overview         10           DFLL130 oscillator olerance specification         62           Digital filtering         26         PCB cleanliness           Digital signals         45         PCB design           Digital voltage supply         52         analog I/O           Direct Memory Access         30         component           E         decoupling         digital sign           EMC problems         45         EMC problems           ESD information         26         PCB clean			•
Connection Information see Pinouts         3         Moisture sensiti           Customer Change Notification Service         74         MOSI line           Customer Notification Service         74         Multiple function           Customer Support         74         Multiple key arra           Multiple key arra         Multiple key arra           Multiple functor         Nul		1 E	•
Customer Change Notification Service         74         MOSI line         Multiple function           Customer Support         74         Multiple function         Multiple key arra           D         Multiple sey arra         Multiple function           DC characteristics         52         N           Debugging         50         Noise suppressi           object-based protocol         50         display           self test         50         O           SPI Debug Interface         15,50         O           Decoupling capacitors         13,43         Object-based properation           Detailed operation         25         Operational mode operation           Detection integrator         25         Operational mode operation           Device         0verview         0           Device         0verview of the         0verview of the           Digital filtering         26         PCB cleanliness           Digital voltage supply         52         analog I/O           Digital voltage supply         52         analog I/O           Direct Memory Access         30         EMC problems         EMC problems           ESD information         45         EMC problems         EMC problems		. ''	
Customer Notification Service         74         Multiple function Multiple function Multiple key arra Mutual capacita           D         Multiple key arra Mutual capacita           DC characteristics         52         N           Debugging         50         Noise suppression display           object-based protocol         50         O           self test         50         SPI Debug Interface         15, 50           Decoupling capacitors         13, 43         Object-based properation oscillator operation         25           Detailed operation         25         Operational mode oscillator tolerance overview         10           DFLL130 oscillator olerance specification         62         P           Digital filtering         26         PCB cleanliness           Digital signals         45         PCB design           Digital voltage supply         52         analog I/O           Direct Memory Access         30         component           E         EMC problems         45         EMC problems           ESD information         65         EMC problems         EMC problems         EMC problems         EMC problems         Power supply rails voltage reg           I/O pins         13         PCB design         Power supply rails voltage reg <td>Customer Change Notification Service</td> <td>71</td> <td></td>	Customer Change Notification Service	71	
Customer Support         74         Multiple key arra Mutual capacita           D         M         Multiple key arra Mutual capacita           DC characteristics         52         N           Debugging         50         Noise suppressin display           object-based protocol         50         Noise suppressin display           SPI Debug Interface         15, 50         O           Decoupling capacitors         13, 43         Object-based properation           Detailed operation         25         Operational mode occurrence of Socillator tolerance of Socillator tolerance overview         10           Detection integrator         25         Operational mode occurrence overview of the ove		74 'Y	
DC         Mutual capacita           DC characteristics         52         N           Debugging         50         Noise suppressin display           object-based protocol         50         SPI Debug Interface         50           SPI Debug Interface         15, 50         O           Decoupling capacitors         13, 43         Object-based properation operation operation and poperation operation operation and poperation operation operati	Customer Support	71	
DC characteristics         52         N           Debugging         50         Noise suppressing display           object-based protocol         50         Noise suppressing display           self test         50         SPI Debug Interface         15, 50         O           Decoupling capacitors         13, 43         Object-based protocol         Operational mode of Detection integrator         25         Operational mode of Coscillator toleral Overview of the Overv	n		
Debugging         50         Noise suppressing display           object-based protocol         50         SO           self test         50         SPI Debug Interface         15, 50         O           Decoupling capacitors         13, 43         Object-based protocol         Operational mode occurrence           Detailed operation         25         Operational mode occurrence         Oscillator toleral occurrence           Device         10         Operational mode occurrence         Oscillator toleral occurrence           Device         10         Operational mode occurrence         Oscillator toleral overview of the           Device         25         Doscillator toleral overview of the         Overview of the           Device         26         PCB cleanliness         PCB design           Overview of the         PCB design         PCB design         analog I/O         component decoupling digital sign           E         EMC problems         45         EMC problems         Power supply rills voltage reg         Notage reg           Grip suppression         26         Grip suppression         26         Forestional problems         Power supply	_		
object-based protocol         50           self test         50           SPI Debug Interface         15, 50           Decoupling capacitors         13, 43           Detaction integrator         25           Device         Operational mode operation           overview         10           DFLL130 oscillator olerance specification         62           Digital filtering         26         PCB cleanliness           Digital signals         45         PCB design           Digital voltage supply         52         analog I/O           Direct Memory Access         30         component           E         decoupling digital sign           ENC problems         45         EMC problems           ESD information         65         EMC problems           ESD information         65         PCB clean power supply righers           Grip suppression         26         Pinouts           Grip suppression         26         Pinouts           Ground tracking         43         Power supply righers           I/O pins         13         POWer supply righers           I/O pins         29-34         Power supply righers           ADDSEL pin         28, 29         Power		-	
self test         50           SPI Debug Interface         15, 50           Decoupling capacitors         13, 43           Detailed operation         25           Detection integrator         25           Device         Overview of the ove			oise suppression
SPI Debug Interface         15, 50         O           Decoupling capacitors         13, 43         Object-based properational mode operation integrator         25         Operational mode operational mode operation integrator         25         Oscillator tolerand Overview of the overview of			display
Decoupling capacitors		_	)
Detailed operation		40	
Detection integrator         25         Oscillator toleral Overview of the Overview o	. • .		
Device         Overview         Overview of the overview of the overview	•	^-	•
overview         10           DFLL130 oscillator olerance specification         62           Digital filtering         26           Digital signals         45           Digital voltage supply         52           Direct Memory Access         30           EMC problems         45           ESD information         65           G         PCB clean           FSD information         65           Grove detection         27           GPIO pins         15           Ground tracking         26           Power supply right         27           Ground tracking         43           Power supply right         10           I/O pins         13           I/O pins         13           I/O pins         13           I/O pins         29-34           address selection         28, 29           ADDSEL pin         28, 29           CHG line         32	<u> </u>	•	
Digital filtering         26         PCB cleanliness           Digital signals         45         PCB design           Digital voltage supply         52         analog I/O           Direct Memory Access         30         component           EMC problems         45         EMC problems           ESD information         65         ground track           G         PCB clean           power supply rails         yoltage reg           Grip suppression         26         Pinouts           Ground tracking         43         Power supply           I/O pins         13         PCB desig           I/O pins         13         POB desig           I/O pins         13         Power supply right           ADDSEL pin         28, 29         Initialization power-on right		_	verview of the fil.
Digital filtering         26         PCB cleanliness           Digital signals         45         PCB design           Digital voltage supply         52         analog I/O           Direct Memory Access         30         component decoupling digital sign.           EMC problems         45         EMC problems           ESD information         65         ground track           G         PCB clean power supply rails           GPIO pins         15         voltage reg           Grip suppression         26         Pinouts           Ground tracking         43         Power supply           I/O pins         13         POB desig           I/O pins         13         POB desig           I/O pins         13         Power supply right           ADDSEL pin         28, 29         Initialization power-on r			•
Digital signals         45         PCB design           Digital voltage supply         52         analog I/O           Direct Memory Access         30         component decoupling digital sign.           EMC problems         45         EMC problems EMC problems.           ESD information         65         ground tracking.           Glove detection         27         supply rails voltage registry.           GPIO pins         15         voltage registry.           Grip suppression         26         Pinouts           Ground tracking         43         Power supply.           I/O pins         13         POB design           I/O pins         13         POB design           I/O pins         13         Power supply right           PCB design         Power supply right           I/O pins         13         Power supply right           POBSEL pin         28, 29         Initialization power-on registry.			CB cleanliness
E         30         component decoupling digital sign.           EMC problems         45         EMC problems EMC problems.           ESD information         65         ground track ground tracking.           Glove detection         27         supply rails voltage regression.           Grip suppression         26         Pinouts           Ground tracking.         43         Power supply           I         I/O pins			CB design
E         30         component decoupling digital sign.           EMC problems         45         EMC problems EMC problems.           ESD information         65         ground track ground tracking.           Glove detection         27         supply rails voltage regression.           Grip suppression         26         Pinouts           Ground tracking.         43         Power supply.           I         I/O pins	Digital voltage supply	52	analog I/O
EMC problems	Direct Memory Access	30	component pl
EMC problems	F		decoupling ca
ESD information         65         ground track           G         PCB clean           power supply rails         power supply rails           GPIO pins         15         voltage reg           Grip suppression         26         Pinouts         Power supply           I         I/O pins         POWer supply rip         PCB desig           I/O pins         13         Power supply rip         Power supply rip           I/C communications         29–34         Power supply rip         Power-up/reset           ADDSEL pin         28, 29         Initialization power-on rip           CHG line         32         Power-on rip	_	4.5	digital signals
G   PCB clean   power supply rails   GPIO pins			EMC problem
Glove detection	ESD Information	65	ground tracking
Slove detection	G		
GPIO pins	Glove detection	27	
Grip suppression         26         Pinouts           Ground tracking         43         Power supply           I         I/O pins         13           I/O pins         13         Power supply right           I/C communications         29–34         Power supply right           address selection         28, 29         Initialization           ADDSEL pin         28, 29         power-on r			
Communications   Comm	•	00	0 0
I/O pins   PCB design		42	
PCB design		Г	,
/O pins	I		•
29-34   Power-up/reset   address selection   28, 29   Initialization   28, 29   CHG line   32   Power-up/reset   28, 29   Initialization   28, 29   Power-up/reset   28, 29   Initialization   28, 29	I/O pins	13 p	•
ADDSEL pin		<sup>34</sup> P	
ADDSEL pin	·	29	Initialization
CHG line 32			power-on res
- vullO ena			VddIO enable
clock stretching34	clock stretching	34	

reading from the devicereading messages with DMA	
SCL line	
SDA line	
specification	64
writes in checksum mode	29
writing to the device	29
I <sup>2</sup> C interface	
SCL line	
SDA line	
Input/Output characteristics	
Internet Address	74
J	
Junction temperature	65
K	
Key array	
layout for multiple key arrays	19
L	
Lens bending	26
	20
M	
Microchip Internet Web Site	74
MISO line	
Moisture sensitivity level (msl)	
MOSI line	
Multiple function pins	
Multiple key arrays	
Mutual capacitance measurements	10
N	
Noise suppression	26
display	
_	
0	
Object-based protocol	
Operational modes	
Oscillator tolerance specification	
Overview of the mx116651-A1	10
P	
PCB cleanliness	43
PCB design	43
analog I/O	
component placement and tracking	
decoupling capacitors	
digital signals	
EMC problemsground tracking	
PCB cleanliness	
power supply	
supply rails	
voltage regulator	
Pinouts	
Power supply	
I/O pins	
PCB design	
Power supply ripple and noise	
Power-up/reset	
Initializationpower-on reset (POR)	
VddlO enabled after Vdd	22


Pull-up resistors	13
R	
Recommended operating conditions	51
Repeatability	
Reset timings	
Retransmission compensation	26
S	
Schematic	11
decoupling capacitors	13
GPIO pins	15
I <sup>2</sup> C interface	
pull-up resistors	
voltage booster	
SCL line	
SCLline	
Screen size	,
SDA line	15, 33
Self capacitance measurements	
Self test	
Sensor acquisition	
Sensor layoutelectrodes	
multiple key arrays	
touch panel	
Shieldless support	
Soldering profile	
Specifications	
absolute maximum specifications	
analog voltage supply	
DC characteristics  DFLL130 oscillator tolerance	
digital voltage supply	
ESD information	
I <sup>2</sup> C specification	64
input/output characteristics	63
junction temperature	
moisture sensitivity level (msl)	
power supply ripple and noiserecommended operating conditions	52
repeatability	
reset timings	
3	65
SPI bus specification	64
test configuration	
thermal data	
timing specifications	
touch accuracytouchscreen sensor characteristics	
XVdd voltage supply	
SPI Communications	
SPI protocol opcodes	
CHG line	35
communications protocol	
failed protocol	
general operations MISO line	
MOSI line	
operation	
read operation and responses	
SCK line	35
SPI mode 3	
SPI transaction headerSPI INVALID CRC	
OFI INVALID UKU	42

SPI_INVALID_REQ	41
SPI_READ_FAIL	
spi_read_ok	
SPI_READ_REQ	
SPI_WRITE_FAIL	38
SPI_WRITE_OK	38
SPI_WRITE_REQ	37
SS line	35
write operation and responses	
SPI communications	35–42
specification	
SPI Debug Interface	15, 50
SPI_READ_OK	
SS line	
Standard Key arrays	
Suggested component suppliers	
Supply rails	43
т	
Test configuration specification	53
Thermal data	64
Timing specifications	62
Touch accuracy	64
Touch detection	
Touchscreen sensor characteristics	63
Tuning	50
U	
Unintentional touch suppression	27
V	
Vdd voltage supply	52
VddCore supply	
VddIO voltage supply	
Voltage booster	
Voltage regulator	
multiple supply operation	
single supply operation	
<b>W</b>	
••	7.1
WWW Address	14
X	
XVdd voltage supply	52

# PRODUCT IDENTIFICATION SYSTEM

The table below gives details on the product identification system for maXTouch devices. See "Orderable Part Numbers" below for example part numbers for the mXT1665T-AT/mXT1665T-AB.

To order or obtain information, for example on pricing or delivery, refer to the factory or the listed sales office.



#### **Orderable Part Numbers**

Orderable Part Number	Firmware Revision	Description
ATMXT1665T-AT (Supplied in trays)	1.0.AB	144-pin LQFP 20 × 20 × 1.4 mm, RoHS compliant Operating temperature range –40°C to +85°C (Grade 3)
ATMXT1665T-ATR (Supplied in tape and reel)		Automotive grade sample; suitable for automotive characterization
ATMXT1665T-AB (Supplied in trays)	1.0.AB	144-pin LQFP 20 × 20 × 1.4 mm, RoHS compliant Operating temperature range –40°C to +105°C (Grade 2)
ATMXT1665T-ABR (Supplied in tape and reel)		Automotive grade sample; suitable for automotive characterization

package availability with the Tape and Reel option.

# THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at <a href="www.microchip.com">www.microchip.com</a>. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

#### **CUSTOMER CHANGE NOTIFICATION SERVICE**

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at <a href="www.microchip.com">www.microchip.com</a>. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

# **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean
  that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESEN-TATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATU-TORY OR OTHERWISE, RELATED TO THE INFORMA-TION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANT-ABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### **Trademarks**

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the

U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2017 – 2018, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-3274-6



# Worldwide Sales and Service

#### **AMERICAS**

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support

Web Address:

www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614

Fax: 678-957-1455

Austin, TX

Tel: 512-257-3370

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago

Itasca, IL Tel: 630-285-0071

Fax: 630-285-0075 Dallas

Addison, TX Tel: 972-818-7423

Fax: 972-818-2924

**Detroit** Novi. MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

**Raleigh, NC** Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA

Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

**Australia - Sydney** Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

**China - Chongqing** Tel: 86-23-8980-9588

China - Dongguan

Tel: 86-769-8702-9880 China - Guangzhou

Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

**China - Nanjing** Tel: 86-25-8473-2460

**China - Qingdao** Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

**China - Shenzhen** Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan

Tel: 86-27-5980-5300 China - Xian

Tel: 86-29-8833-7252 **China - Xiamen** Tel: 86-592-2388138

**China - Zhuhai** Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune

Tel: 91-20-4121-0141

**Japan - Osaka** Tel: 81-6-6152-7160

**Japan - Tokyo** Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

**Singapore** Tel: 65-6334-8870

**Taiwan - Hsin Chu** Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

**Vietnam - Ho Chi Minh** Tel: 84-28-5448-2100

#### **EUROPE**

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

**Germany - Haan** Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-67-3636

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Germany - Rosenheim** Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

**Italy - Padova** Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7289-7561

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**Sweden - Gothenberg** Tel: 46-31-704-60-40

**Sweden - Stockholm** Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820