

# PART NUMBER MC28F008-10-ROC

# Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer. (OCM)

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

# **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
  - Class Q Military
  - Class V Space Level

Qualified Suppliers List of Distributors (QSLD)

 Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

# intel.

# VS28F016SV, MS28F016SV FlashFile™ MEMORY

- VS28F016SV
  - --- 40°C to + 125°C
  - SF2 Grade
- MS28F016SV
  - -- -55°C to +125°C
  - -- QML Certified
  - -SE1 Grade
- SmartVoltage Technology
  - User-Selectable 3.3V or 5V VCC
  - User-Selectable 5V or 12V Vpp
- Three Voltage/Speed Options
  - . 80 ns Access Time, 5.0V  $\pm$  5%
    - -85 ns Access Time, 5.0V  $\pm$  10%
    - 120 ns Access Time, 3.3V  $\pm$  10%
- 1 Million Erase Cycles per Block Typical
- 14.3 MB/sec Burst Write Transfer Rate

- Configurable x8 or x16 Operation
- 56-Lead, 0.8mm x 13.5mm SSOP Plastic Package
- Backwards-Compatible with VE28F008, M28F008 and 28F016SA Command Set
- Revolutionary Architecture
  - Multiple Command Execution
  - Write During Erase
  - Command Super-Set of the Intel VE28F008, M28F008
  - Page Buffer Write
- **Multiple Power Savings Modes**
- Two 256-Byte Page Buffers
- State-of-the-Art 0.6 µm ETOX™ IV Flash Technology

Intel's VS/MS28F016SV, 16-Mbit FlashFile™ Memory is the latest member of Intel's high density, high performance memory family for the Industrial, Special Environment, and Military markets. Its user selectable V<sub>CC</sub> and V<sub>PP</sub> (SmartVoltage Technology), innovative capabilities, 100% compatibility with the VE28F008 and M28F008, multiple power savings modes, selective block locking, and very fast read/write performance make it the ideal choice for any applications that need a high density and a wide temperature range memory device. The VS/MS28F016SV is the ideal choice for designers who need to break free from the dependence on slow rotating media or battery backed up memory arrays.

With two product grades (SE1: -55°C to +125°C, and SE2: -40°C to +125°C) available, the VS/MS28F016SV is perfect for the non-PC industries like Telecommunications, Embedded/Industrial, Automotive, Navigation, Wireless Communication, Commercial Aircraft, and all Military programs.

The VS/MS28F016SV's x8/x16 architecture allows for the optimization of the memory to processor interface. The flexible block locking options enable bundling of executable application software in a Resident Flash Array (RFA), PCMCIA Memory or ATA Cards or Memory modules.

The VS/MS28F016SV is offered in a 56-lead SS0P (Shrink Small Outline Package) and is manufactured on Intel's 0.6 μm ETOXTM IV process technology.

# VS28F016SV, MS28F016SV FlashFile™ MEMORY

CONTENTS PAGE	CONTENTS PAGE
1.0 INTRODUCTION	5.0 ELECTRICAL SPECIFICATIONS 4-20 5.1 Absolute Maximum Ratings 4-20 5.2 Capacitance
1.2 Product Overview       4-3         2.0 DEVICE PINOUT       4-5         2.1 Lead Descriptions       4-7	5.2 Capacitance  5.3 Timing Nomenclature
3.0 MEMORY MAPS	±0.5V)
4.0 BUS OPERATIONS, COMMANDS AND STATUS REGISTER DEFINITIONS	5.7 Power-Up and Reset Timings 4-35 5.8 AC Characteristics for WE#—Controlled Command Write Operations 4-36
Mode (BYTE# = V <sub>IH</sub> )	5.9 AC Characteristics for CE#—Controlled Command Write Operations 4-39
4.3 VE28F008 or M28F008 Compatible Mode Command Bus Definitions 4-13 4.4 VS/MS28F016SV-Performance Enhancement Command Bus	5.10 AC Characteristics for WE#—Controlled Page Buffer Write Operations
Definitions	CE#—Controlled Page Buffer Write Operations
4.7 Block Status Register 4-18 4.8 Device Configuration Code 4-19	Performance 4-45 6.0 MECHANICAL SPECIFICATIONS 4-47
	DEVICE NOMENCLATURE 4-48
	ADDITIONAL INFORMATION 4-48  DATA SHEET REVISION HISTORY 4-48



# 1.0 INTRODUCTION

The documentation of the Intel VS/MS28F016SV memory device includes this data sheet, a detailed user's manual, and a number of application notes, all of which are referenced at the end of this data sheet.

The data sheet is intended to give an overview of the chip feature-set and of the operating AC/DC specifications. The 28F016SA (compatible with VS/MS28F016SV) User's Manual provides complete descriptions of the user modes, system interface examples and detailed descriptions of all principles of operation. It also contains the full list of software algorithm flowcharts, and a brief section on compatibility with the Intel VE28F008 and M28F008.

# 1.1 Enhanced Features

The VS/MS28F016SV is backwards compatible with the VE28F008 and M28F008 and offers the following enhancements:

- SmartVoltage Technology
  - Selectable 5.0V or 12.0V Vpp
- V<sub>PP</sub> Level Bit in Block Status Register
- Internal 3/5V Detection Circuitry
- Additional RY/BY# Configuration
  - Pulse-On-Write/Erase
- Additional Upload Device Information Command Feedback
  - Device Revision Number
  - Device Proliferation Code
  - Device Configuration Code
- x8/x16 Architecture
- Improved Read/Write Performance
- Block Locking
- Simplified Processor Interface
- 2 Page Buffers
- Instruction Queuing

# 1.2 Product Overview

The VS/MS28F016SV is a high-performance, 16-Mbit (16,777,216-bit) block erasable, non-volatile random access memory, organized as either 1 Mword x 16 or 2 Mbyte x 8. The VS/MS28F016SV includes thirty-two 64-KB (65,536 byte) blocks or thirty-two 32-KW (32,768 word) blocks. A chip memory map is shown in Figure 3.

The implementation of a new architecture, with many enhanced features, will improve the device operating characteristics and result in greater product reliability and ease of use.

The VS/MS28F016SV incorporates SmartVoltage technology, providing  $V_{CC}$  operation at both 3.3V and 5.0V and program and erase capability at  $V_{PP}=12.0V$  or 5.0V. Operating at  $V_{CC}=3.3V$ , the VS/MS28F016SV consumes approximately one-half the power consumption at 5.0V  $V_{CC}$ , while 5.0V  $V_{CC}$  provides highest read performance capability. Vpp =5.0V operation eliminates the need for a separate 12.0V converter, while  $V_{PP}=12.0V$  maximizes write/erase performance. In addition to the flexible program and erase voltages, the dedicated  $V_{PP}$  gives complete code protection with  $V_{PP} \leq V_{PPLK}$ .

Depending on system design specifications, the VS/MS28F016SV is capable of supporting

- 80 ns access times with a  $V_{CC}$  of 5.0V  $\pm 5\%$  and loading of 30 pF
- 85 ns access times with a VCC of 5.0V  $\pm 10\%$  and loading of 100 pF
- 120 ns access times with a V<sub>CC</sub> of 3.3V ±10% and loading of 50 pF

Internal 3.3V or 5.0V  $V_{CC}$  detection automatically configures the device internally for optimized 3.3V or 5.0V Read/Write operation.

A Command User Interface (CUI) serves as the system interface between the microprocessor or microcontroller and the internal memory operation.

Internal Algorithm Automation allows Byte/Word Writes and Block Erase operations to be executed using a Two-Write command sequence to the CUI in the same way as the VE28F008 or M28F008 8-Mbit FlashFile memory.

A super-set of commands has been added to the basic VE28F008 or M28F008 command-set to achieve higher write performance and provide additional capabilities. These new commands and features include:

- Page Buffer Writes to Flash
- Command Queuing Capability
- Automatic Data Writes during Erase
- Software Locking of Memory Blocks
- Two-Byte Successive Writes in 8-bit Systems
- Erase All Unlocked Blocks



Writing of memory data is performed in either byte or word increments typically within 6 µsec (12.0V Vpp) — a 33% improvement over the VE28F008 or M28F008. A Block Erase operation erases one of the 32 blocks in typically 0.6 sec (12.0V Vpp), independent of the other blocks, which is about a 65% improvement over the VE28F008 or M28F008.

Each block can be written and erased a minimum of 100,000 cycles. Systems can achieve one million Block Erase Cycles by providing wear-leveling algorithms and graceful block retirement. These techniques have already been employed in many flash file systems and hard disk drive designs.

The VS/MS28F016SV incorporates two Page Buffers of 256 bytes (128 words) each to allow page data writes. This feature can improve a system write performance by up to 4.8 times over previous flash memory devices, which have no Page Buffers.

All operations are started by a sequence of Write commands to the device. Three Status Registers (described in detail later in this data sheet) and a RY/BY # output pin provide information on the progress of the requested operation.

While the VE28F008 or M28F008 requires an operation to complete before the next operation can be requested, the VS/MS28F016SV allows queuing of the next operation while the memory executes the current operation. This eliminates system overhead when writing several bytes in a row to the array or erasing several blocks at the same time. The VS/MS28F016SV can also perform Write operations to one block of memory while performing Erase of another block.

The VS/MS28F016SV provides selectable block locking to protect code or data such as Device Drivers, PCMCIA card information, ROM-Executable O/S or Application Code. Each block has an associated non-volatile lock-bit which determines the lock status of the block. In addition, the VS/MS28F016SV has a master Write Protect pin (WP#) which prevents any modifications to memory blocks whose lock-bits are set.

The VS/MS28F016SV contains three types of Status Registers to accomplish various functions:

 A Compatible Status Register (CSR) which is 100% compatible with the VE28F008 or M28F008 FlashFile memory Status Register. The CSR, when used alone, provides a straightforward upgrade capability to the VS/MS28F016SV from a VE28F008- or M28F008-based design.

- A Global Status Register (GSR) which informs the system of command Queue status, Page Buffer status, and overall Write State Machine (WSM) status.
- 32 Block Status Registers (BSRs) which provide block-specific status information such as the block lock-bit status.

The GSR and BSR memory maps for Byte-Wide and Word-Wide modes are shown in Figures 4 and 5.

The VS/MS28F016SV incorporates an open drain RY/BY# output pin. This feature allows the user to OR-tie many RY/BY# pins together in a multiple memory configuration such as a Resident Flash Array.

Other configurations of the RY/BY# pin are enabled via special CUI commands and are described in detail in the 28F016SA User's Manual.

The VS/MS28F016SV's Upload Device Information command is enhanced compared to the VE28F008 or M28F008, providing access to additional device information. This command uploads the Device Revision Number, Device Proliferation Code and Device Configuration Code. The Device Proliferation Code for the VS/MS28F016SV is 01H, and the Device Configuration Code identifies the current RY/BY# configuration. Section 4.4 documents the exact page buffer address locations for all uploaded information. A subsequent Page Buffer Swap and Page Buffer Read command sequence is necessary to read the correct device information.

The VS/MS28F016SV also incorporates a dual chipenable function with two input pins, CE<sub>0</sub># and CE<sub>1</sub>#. These pins have exactly the same functionality as the regular chip-enable pin, CE#, on the VE28F008 or M28F008. For minimum chip designs, CE<sub>1</sub># may be tied to ground and use CE<sub>0</sub># as the chip enable input. The VS/MS28F016SV uses the logical combination of these two signals to enable or disable the entire chip. Both CE<sub>0</sub># and CE<sub>1</sub># must be active low to enable the device. If either one becomes inactive, the chip will be disabled. This feature, along with the open drain RY/BY# pin, allows the system designer to reduce the number of control pins used in a large array of 16-Mbit devices.

The BYTE# pin allows either x8 or x16 read/writes to the VS/MS28F016SV. BYTE# at logic low selects 8-bit mode with address A<sub>0</sub> selecting between low byte and high byte. On the other hand, BYTE#



at logic high enables 16-bit operation with address  $A_1$  becoming the lowest order address and address  $A_0$  is not used (don't care). A device block diagram is shown in Figure 1.

The VS/MS28F016SV is specified for a maximum access time of 80 ns (t<sub>ACC</sub>) at 5.0V operation (4.75V to 5.25V) in either the SE1 or SE2 grades. A corresponding maximum access time of 120 ns at 3.3V (3.0V to 3.6V) is achieved for reduced power consumption applications.

The VS/MS28F016SV incorporates an Automatic Power Saving (APS) feature which substantially reduces the active current when the device is in static mode of operation (addresses not switching). In APS mode, the typical I<sub>CC</sub> current is 1 mA at 5.0V (0.8 mA at 3.3V).

A deep power-down mode of operation is invoked when the RP# (called PWD# on the VE28F008 or M28F008) pin transitions low. This mode brings the

device power consumption to less than 30.0  $\mu$ A, typically, and provides additional write protection by acting as a device reset pin during power transitions. A reset time of 500 ns (5.0V V<sub>CC</sub> operation) is required from RP# switching high until outputs are again valid. In the Deep Power-Down state, the WSM is reset (any current operation will abort) and the CSR, GSR and BSR registers are cleared.

A CMOS standby mode of operation is enabled when either CE $_0\#$  or CE $_1\#$  transitions high and RP# stays high with all input control pins at CMOS levels. In this mode, the device typically draws an lCC standby current of 70  $\mu$ A at 5V VCC.

# 2.0 DEVICE PINOUT

The VS/MS28F016SV 56L-SSOP pinout configuration is shown in Figure 2.






Figure 1. Block Diagram



# 2.1 Lead Descriptions

Symbol	Type	Name and Function
A <sub>0</sub>	INPUT	<b>BYTE-SELECT ADDRESS:</b> Selects between high and low byte when device is in x8 mode. This address is latched in x8 Data Writes. Not used in x16 mode (i.e., the $A_0$ input buffer is turned off when BYTE # is high).
A <sub>1</sub> - A <sub>15</sub>	INPUT	<b>WORD-SELECT ADDRESSES:</b> Select a word within one 64-Kbyte block. A <sub>6-15</sub> selects 1 of 1024 rows, and A <sub>1-5</sub> selects 16 of 512 columns. These addresses are latched during Data Writes.
A <sub>16</sub> - A <sub>20</sub>	INPUT	BLOCK-SELECT ADDRESSES: Select 1 of 32 Erase blocks. These addresses are latched during Data Writes, Erase and Lock-Block operations.
DQ <sub>0</sub> - DQ <sub>7</sub>	INPUT/OUTPUT	LOW-BYTE DATA BUS: Inputs data and commands during CUI write cycles. Outputs array, buffer, identifier or status data in the appropriate read mode. Floated when the chip is de-selected or the outputs are disabled.
DQ <sub>8</sub> - DQ <sub>15</sub>	INPUT/OUTPUT	HIGH-BYTE DATA BUS: Inputs data during x16 Data-Write operations. Outputs array, buffer or identifier data in the appropriate read mode; not used for Status Register reads. Floated when the chip is de-selected or the outputs are disabled.
CE <sub>0</sub> #, CE <sub>1</sub> #	INPUT	CHIP ENABLE INPUTS: Activate the device's control logic, input buffers, decoders and sense amplifiers. With either CE <sub>0</sub> # or CE <sub>1</sub> # high, the device is de-selected and power consumption reduces to standby levels upon completion of any current Data-Write or Erase operations. Both CE <sub>0</sub> #, CE <sub>1</sub> # must be low to select the device. All timing specifications are the same for both signals. Device Selection occurs with the latter falling edge of CE <sub>0</sub> # or CE <sub>1</sub> #. The first rising edge of CE <sub>0</sub> # or CE <sub>1</sub> # disables the device.
RP#	INPUT	RESET/POWER-DOWN: RP# low places the device in a Deep Power-Down state. All circuits that burn static power, even those circuits enabled in standby mode, are turned off. When returning from Deep Power-Down, a recovery time of 500 ns at 5.0V V <sub>CC</sub> is required to allow these circuits to power-up.  When RP# goes low, any current or pending WSM operation(s) are terminated, and the device is reset. All Status Registers return to ready (with all status flags cleared).  Exit from Deep Power-Down places the device in read array mode.
OE#	INPUT	OUTPUT ENABLE: Gates device data through the output buffers when low. The outputs float to tri-state off when OE# is high.  NOTE:
	<del> </del>	CE <sub>x</sub> # overrides OE#, and OE# overrides WE#.
WE#	INPUT	WRITE ENABLE: Controls access to the CUI, Page Buffers, Data Queue Registers and Address Queue Latches. WE# is active low, and latches both address and data (command or array) on its rising edge. Page Buffer addresses are latched on the falling edge of WE#.



# 2.1 Lead Descriptions (Continued)

Symbol	Туре	Name and Function
RY/BY#	OPEN DRAIN OUTPUT	READY/BUSY: Indicates status of the internal WSM. When low, it indicates that the WSM is busy performing an operation. RY/BY# high indicates that the WSM is ready for new operations (or WSM has completed all pending operations), or Erase is Suspended, or the device is in deep power-down mode. This output is always active (i.e., not floated to tri-state off when OE# or CE <sub>0</sub> #, CE <sub>1</sub> # are high), except if a RY/BY# Pin Disable command is issued.
WP#	INPUT	WRITE PROTECT: Erase blocks can be locked by writing a non-volatile lock-bit for each block. When WP# is low, those locked blocks as reflected by the Block-Lock Status bits (BSR.6), are protected from inadvertent Data Writes or Erases. When WP# is high, all blocks can be written or erased regardless of the state of the lock-bits. The WP# input buffer is disabled when RP# transitions low (deep power-down mode).
BYTE#	INPUT	<b>BYTE ENABLE:</b> BYTE # low places device in x8 mode. All data is then input or output on DQ $_{0.7}$ , and DQ $_{8.15}$ float. Address A $_{0}$ selects between the high and low byte. BYTE # high places the device in x16 mode, and turns off the A $_{0}$ input buffer. Address A $_{1}$ , then becomes the lowest order address.
V <sub>PP</sub>	SUPPLY	WRITE/ERASE POWER SUPPLY (12.0V $\pm$ 0.6V, 5.0V $\pm$ 0.5V): For erasing memory array blocks or writing words/bytes/pages into the flash array. Connection to 12.0V $\pm$ 0.6V maximizes Write/Erase Performance. Write and Erase attempts are inhibited with V <sub>PP</sub> at or below 2.0V. NOTE: Write and Erase attempts with V <sub>PP</sub> between 2.0V and 4.5V, between 5.5V
:		and 11.4V, and above 12.6V produce spurious results and should not be attempted.
V <sub>CC</sub>	SUPPLY	<b>DEVICE POWER SUPPLY (3.3V</b> $\pm$ <b>0.3V</b> , <b>5.0V</b> $\pm$ <b>0.5V</b> ; <b>5.0V</b> $\pm$ <b>0.25V):</b> Internal detection configures the device for 3.3V or 5.0V operation. To switch 3.3V to 5.0V (or vice versa), first ramp V <sub>CC</sub> down to GND (0 Volts), and then power to the new V <sub>CC</sub> voltage. Do not leave any power pins floating.
GND	SUPPLY	GROUND FOR ALL INTERNAL CIRCUITRY:  Do not leave any ground pins floating.
NC		NO CONNECT:  No internal connection to die, lead may be driven or left floating.

4-8






Figure 2. SSOP Pinout Configuration



# 3.0 MEMORY MAPS




Figure 3, VS/MS28F016SV Memory Maps (Byte-Wide and Word-Wide Modes)



# 3.1 Extended Status Registers Memory Map




Figure 4. Extended Status Register Memory Map (Byte-Wide Mode)




Figure 5. Extended Status Register Memory Map (Word-Wide Mode)



# 4.0 BUS OPERATIONS, COMMANDS AND STATUS REGISTER DEFINITIONS

# 4.1 Bus Operations for Word-Wide Mode (BYTE# = $V_{IH}$ )

Mode	Notes	RP#	CE <sub>1</sub> #	CE <sub>0</sub> #	OE#	WE#	A <sub>1</sub>	DQ <sub>0-15</sub>	RY/BY#
Read	1,2,7	V <sub>IH</sub>	VIL	VIL	V <sub>IL</sub>	VIH	X	D <sub>OUT</sub>	Х
Output Disable	1,6,7	V <sub>IH</sub>	V <sub>IL</sub>	VIL	V <sub>IH</sub>	V <sub>IH</sub>	X	High Z	Х
Standby	1,6,7	V <sub>IH</sub>	V <sub>IL</sub> V <sub>IH</sub>	V <sub>IH</sub> V <sub>IL</sub> V <sub>IH</sub>	х	Х	×	High Z	X
Deep Power-Down	1,3	V <sub>IL</sub>	×	х	Х	×	Х	High Z	V <sub>OH</sub>
Manufacturer ID	4	V <sub>IH</sub>	VIL	VIL	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	0089H	V <sub>OH</sub>
Device ID	4	V <sub>IH</sub>	V <sub>IL</sub> "	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	66A0H	V <sub>OH</sub>
Write	1,5,6	V <sub>IH</sub>	VIL	VIL	V <sub>IH</sub>	V <sub>IL</sub>	Х	D <sub>IN</sub>	x

# 4.2 Bus Operations for Byte-Wide Mode (BYTE# = $V_{II}$ )

Mode	Notes	RP#	CE <sub>1</sub> #	CE <sub>0</sub> #	OE#	WE#	A <sub>0</sub>	DQ <sub>0-7</sub>	RY/BY#
Read	1,2,7	V <sub>IH</sub>	V <sub>IL</sub>	VIL	V <sub>IL</sub>	V <sub>iH</sub>	Х	D <sub>OUT</sub>	Х
Output Disable	1,6,7	V <sub>IH</sub>	V <sub>IL</sub>	VIL	V <sub>IH</sub>	VIH	Х	High Z	Х
Standby	1,6,7	V <sub>IH</sub>	V <sub>IL</sub> V <sub>IH</sub> V <sub>IH</sub>	V <sub>IH</sub> V <sub>IL</sub> V <sub>IH</sub>	Х	Х	×	High Z	Х
Deep Power-Down	1,3	V <sub>IL</sub>	X	Х	X	х	Х	High Z	V <sub>OH</sub>
Manufacturer ID	4	V <sub>IH</sub>	VIL	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	89H	V <sub>OH</sub>
Device ID	4	V <sub>IH</sub>	VIL	V <sub>IL</sub>	VIL	V <sub>IH</sub>	V <sub>IH</sub>	A0H	V <sub>OH</sub>
Write	1,5,6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Х	D <sub>IN</sub>	Х

## NOTES:

1. X can be VIH or VIL for address or control pins except for RY/BY#, which is either VOL or VOH.

3. RP# at GND ± 0.2V ensures the lowest deep power-down current.

<sup>2.</sup> RY/BY# output is open drain. When the WSM is ready, Erase is suspended or the device is in deep power-down mode. RY/BY# will be at VOH if it is tied to VCC through a resistor. RY/BY# at VOH is independent of OE# while a WSM operation is in progress.

<sup>4.</sup> A<sub>0</sub> and A<sub>1</sub> at V<sub>IL</sub> provide device manufacturer codes in x8 and x16 modes respectively. A<sub>0</sub> and A<sub>1</sub> at V<sub>IH</sub> provide device ID codes in x8 and x16 modes respectively. All other addresses are set to zero.

<sup>5.</sup> Commands for Erase, Data Write, or Lock-Block operations can only be completed successfully when Vpp = VppH10r

V<sub>PP</sub> = V<sub>PPH2</sub>. 6. While the WSM is running, RY/BY# in level-mode (default) stays at V<sub>OL</sub> until all operations are complete. RY/BY# goes to  $V_{\mbox{\scriptsize OH}}$  when the WSM is not busy or in erase suspend mode.

<sup>7.</sup> RY/BY# may be at VOL while the WSM is busy performing various operations. For example, a Status Register read during a Write operation.



# 4.3 VE28F008 and M28F008 Compatible Mode Command Bus Definitions

Command	Notes	Fir	st Bus Cy	cle	Second Bus Cycle		
Command	Notes	Oper	Addr	Data	Oper	Addr	Data
Read Array		Write	Х	FFH	Read	AA	AD
Intelligent Identifier	1	Write	Х	90H	Read	IA	ID
Read Compatible Status Register	2	Write	Х	70H	Read	х	CSRD
Clear Status Register	3	Write	Х	50H			
Word/Byte Write		Write	Х	40H	Write	WA	WD
Alternate Word/Byte Write		Write	Х	10H	Write	WA	WD
Block Erase/Confirm		Write	Х	20H	Write	BA	D0H
Erase Suspend/Resume		Write	Х	ВОН	Write	Х	D0H

	ADDRESS	DATA				
AA =	Array Address	AD =	Array Data			
BA =	Block Address	CSRD =	CSR Data			
IA =	Identifier	ID =	Identifier Data			
	Address	WD =	Write Data			
1A/A	Meito Address					

WA = Write Address X = Don't Care

# **NOTES:**

- 1. Following the Intelligent Identifier command, two Read operations access the manufacturer and device signature codes.
- The CSR is automatically available after device enters Data Write, Erase, or Suspend operations.
   Clears CSR.3, CSR.4 and CSR.5. Also clears GSR.5 and all BSR.5 and BSR.2 bits. See Status Register definitions.



# 4.4 VS/MS28F016SV-Performance Enhancement Command Bus Definitions

		Nicko	First	Bus C	ycle	Sec	ond Bu	s Cycle	Thi	rd Bus	Cycle
Command	Mode	Notes	Oper	Addr	Data	Oper	Addr	Data	Oper	Addr	Data
Read Extended Status Register		1	Write	X	71H	Read	RA	GSRD BSRD			
Page Buffer Swap		7	Write	Х	72H						
Read Page Buffer			Write	Х	75H	Read	PA	PD			
Single Load to Page Buffer			Write	х	74H	Write	PA	PD			
Sequential Load to	х8	4,6,10	Write	Х	E0H	Write	Х	BCL	Write	Х	BCH
Page Buffer	x16	4,5,6,10	Write	Х	EOH	Write	. <b>X</b>	WCL	Write	Х	WCH
Page Buffer Write to	x8	3,4,9,10	Write	Х	0CH	Write	Ao	BC(L,H)	Write	WA	BC(H,L)
Flash	x16	4,5,10	Write	Х	0CH	Write	Х	WCL	Write	WA	WCH
Two-Byte Write	х8	3	Write	Х	FBH	Write	Ao	WD(L,H)	Write	WA	WD(H,L)
Lock Block/Confirm			Write	Х	77H	Write	BA	D0H			
Upload Status Bits/Confirm		2	Write	х	97H	Write	х	D0H			
Upload Device Information/Confirm			Write	х	99H	Write	х	D0H	Read	PA	PD
Erase All Unlocked Blocks/Confirm			Write	х	А7Н	Write	х	D0H			
RY/BY# Enable to Level-Mode		8,11	Write	х	96H	Write	х	01H			
RY/BY# Pulse-On-Write		8,11	Write	x	96H	Write	х	02H			
RY/BY# Pulse-On-Erase		8,11	Write	x	96H	Write	x	03H			
RY/BY# Disable		8,11	Write	Х	96H	Write	х	04H			
RY/BY# Pulse-On-Write/Erase		8, 11	Write	х	96H	Write	х	05H			
Sleep			Write	Х	FOH						
Abort			Write	Х	80H						

**ADDRESS** BA = Block Address

= Array Data AD

WC(L,H) = Word Count

PA = Page Buffer Address

PD = Page Buffer Data (Low, High)

RA = Extended Register

BSRD = BSR Data

BC (L,H) = Byte Count

Address

GSRD = GSR Data

(Low, High)

WA = Write Address

**DATA** 

WD (L,H) = Write Data

= Don't Care

(Low, High)

# intel.

# VS28F016SV, MS28F016SV FlashFile™ Memory

## NOTES:

- 1. RA can be the GSR address or any BSR address. See Figures 4 and 5 for Extended Status Register memory maps.
- 2. Upon device power-up, all BSR lock-bits come up locked. The Upload Status Bits command must be written to reflect the actual lock-bit status.
- 3.  $A_0$  is automatically complemented to load second byte of data. BYTE# must be at  $V_{IL}$ .  $A_0$  value determines which WD/BC is supplied first:  $A_0 = 0$  looks at the WDL/BCL,  $A_0 = 1$  looks at the WDH/BCH.
- 4. BCH/WCH must be at 00H for this product because of the 256-byte (128-word) Page Buffer size, and to avoid writing the Page Buffer contents to more than one 256-byte segment within an array block. They are simply shown for future Page Buffer expandability.
- 5. In x16 mode, only the lower byte DQ<sub>0-7</sub> is used for WCL and WCH. The upper byte DQ<sub>8-15</sub> is a don't care.
- 6. PA and PD (whose count is given in cycles 2 and 3) are supplied starting in the fourth cycle, which is not shown.
- 7. This command allows the user to swap between available Page Buffers (0 or 1).
- 8. These commands reconfigure RY/BY# output to one of two pulse-modes or enable and disable the RY/BY# function.
- Write address, WA, is the Destination address in the flash array which must match the Source address in the Page Buffer. Refer to the 28F016SA User's Manual.
- 10. BCL = 00H corresponds to a byte count of 1. Similarly, WCL = 00H corresponds to a word count of 1.
- 11. After writing the Upload Device Information command and the Confirm command, the following information is output at Page Buffer addresses specified below:

# **Device Information**

# Address Information 06H, 07H (Byte Mode) Device Revision Number 03H (Word Mode) Device Revision Number 1EH (Byte Mode) Device Configuration Code 0FH (DQ<sub>0-7</sub>) (Word Mode) Device Configuration Code 1FH (Byte Mode) Device Proliferation Code (01H) 0FH (DQ<sub>8-15</sub>) (Word Mode) Device Proliferation Code (01H)

The contents of all other Page Buffer locations, after the Upload Device Information command is written, are reserved for future implementation by Intel Corporation. See Section 4.8 for a description of the Device Configuration Code. This code also corresponds to data written to the VS/MS28F016SV after writing the RY/BY # Reconfiguration command.



4.5 Compatible Status Register

WSMS	ESS	ES	DWS	VPPS	R	R	R
7	6	5	4	3	2	1	0

# NOTES:

CSR.7 = WRITE STATE MACHINE STATUS

1 = Ready

0 = Busy

CSR.6 = ERASE-SUSPEND STATUS

1 = Erase Suspended

0 = Erase In Progress/Completed

CSR.5 = ERASE STATUS

1 = Error in Block Erasure

0 = Successful Block Erase

CSR.4 = DATA-WRITE STATUS

1 = Error in Data Write

0 = Data Write Successful

CSR.3 = Vpp STATUS

1 = V<sub>PP</sub> Error Detect, Operation Abort

 $0 = V_{PP} OK$ 

RY/BY# output or WSMS bit must be checked to determine completion of an operation (Erase, Erase Suspend, or Data Write) before the appropriate Status bit (ESS, ES or DWS) is checked for success.

If DWS and ES are set to "1" during an erase attempt, an improper command sequence was entered. Clear the CSR and attempt the operation again.

The VPPS bit, unlike an A/D converter, does not provide continuous indication of V<sub>PP</sub> level. The WSM interrogates V<sub>PP</sub>'s level only after the Data-Write or Erase command sequences have been entered, and informs the system if V<sub>PP</sub> has not been switched on. VPPS is not guaranteed to report accurate feedback between V<sub>PPLK</sub>(max) and V<sub>PPH1</sub>(min) and between V<sub>PPH1</sub>(max) and V<sub>PPH2</sub>(min).

CSR.2-0 = RESERVED FOR FUTURE ENHANCEMENTS

These bits are reserved for future use; mask them out when polling the CSR.



# 4.6 Global Status Register

WSMS	oss	DOS	DSS	QS	PBAS	PBS	PBSS
7	6	5	4	3	2	1	0

	NOTES:
GSR.7 = WRITE STATE MACHINE STATUS	[1] RY/BY # output or WSMS bit must be checked to
1 = Ready 0 = Busy	determine completion of an operation (Block Lock, Suspend, any RY/BY# reconfiguration, Upload Status
0 = Busy	Bits, Erase or Data Write) before the appropriate Status
	bit (OSS or DOS) is checked for success.
GSR.6 = OPERATION SUSPEND STATUS	
1 = Operation Suspended	
0 = Operation in Progress/Completed	
GSR.5 = DEVICE OPERATION STATUS	The state of the s
1 = Operation Unsuccessful	
0 = Operation Successful or Currently	
Running	
GSR.4 = DEVICE SLEEP STATUS	
1 = Device in Sleep	
0 = Device Not in Sleep	
MATRIX 5/4	If an artist account was in a than OOD 7
0 0 = Operation Successful or Currently Running	If operation currently running, then $GSR.7 = 0$ .
0 1 = Device in Sleep mode or Pending	If device pending sleep, then $GSR.7 = 0$ .
Sleep	
1 0 = Operation Unsuccessful	
1 1 = Operation Unsuccessful or Aborted	Operation aborted: Unsuccessful due to Abort command.
GSR.3 = QUEUE STATUS	
1 = Queue Full	
0 = Queue Available	
GSR.2 = PAGE BUFFER AVAILABLE STATUS	
1 = One or Two Page Buffers Available	The device contains two Page Buffers.
0 = No Page Buffer Available	
GSR.1 = PAGE BUFFER STATUS	
1 = Selected Page Buffer Ready	
0 = Selected Page Buffer Busy	Selected Page Buffer is currently busy with WSM operation
GSR.0 = PAGE BUFFER SELECT STATUS	
1 = Page Buffer 1 Selected	
0 = Page Buffer 0 Selected	· ·

## NOTE:

1. When multiple operations are queued, checking BSR.7 only provides indication of completion for that particular block. GSR.7 provides indication when all queued operations are completed.



4.7 Block Status Register

BS	BLS	BOS	BOAS	QS	VPPS	VPPL	R
7	6	5	4	3	2	1	0

NOTES:

BSR.7 = BLOCK STATUS

1 = Ready

0 = Busy

[1] RY/BY# output or BS bit must be checked to determine completion of an operation (Block Lock, Suspend, Erase or Data Write) before the appropriate Status bits (BOS, BLS) is checked for success.

The BOAS bit will not be set until BSR.7 = 1.

Operation halted via Abort command.

BSR.6 = BLOCK LOCK STATUS

1 = Block Unlocked for Write/Erase

0 = Block Locked for Write/Erase

BSR.5 = BLOCK OPERATION STATUS

1 = Operation Unsuccessful

 0 = Operation Successful or Currently Running

BSR.4 = BLOCK OPERATION ABORT STATUS

1 = Operation Aborted

0 = Operation Not Aborted

MATRIX 5/4

0 0 = Operation Successful or Currently Running

0 1 = Not a Valid Combination

1 0 = Operation Unsuccessful

1 1 = Operation Aborted

BSR.3 = QUEUE STATUS

1 = Queue Full

0 = Queue Available

BSR.2 = V<sub>PP</sub> STATUS

1 = V<sub>PP</sub> Error Detect, Operation Abort

 $0 = V_{PP} OK$ 

 $BSR.1 = V_{PP} LEVEL$ 

 $1 = V_{PP}$  Detected at 5.0V  $\pm$  10%

 $0 = V_{PP}$  Detected at 12.0V  $\pm$  5%

above V<sub>PPH2</sub>(max) produshould not be attempted on the 28F016SA.

BSR.1 is not guaranteed to report accurate feedback between the V<sub>PPH1</sub> and V<sub>PPH2</sub> voltage ranges. Writes and erases with V<sub>PP</sub> between V<sub>PPLK</sub>(max) and V<sub>PPH1</sub> (min), between V<sub>PPH1</sub>(max) and V<sub>PPH2</sub>(min), and above V<sub>PPH2</sub>(max) produce spurious results and should not be attempted. BSR.1 was a RESERVED bit

# BSR.0 = RESERVED FOR FUTURE ENHANCEMENTS

These bits are reserved for future use; mask them out when polling the BSRs.

## NOTE:

 When multiple operations are queued, checking BSR.7 only provides indication of completion or that particular block. GSR.7 provides indication when all queued operations are completed.

are reserved by Intel Corporation for future

implementations and should not be used.



# 4.8 Device Configuration Code

R	R	R	R	R	RB2	RB1	RB0
7	6	· 5	4	3	2	1	0

NOTES:

DCC.2-DCC.0 = RY/BY # CONFIGURATION (RB2-RB0) Undocumented combinations of RB2-RB0

001 = Level Mode (Default)

010 = Pulse-On-Write

011 = Pulse-On-Erase

100 = RY/BY# Disabled

101 = Pulse-On-Write/Erase

DCC.7-DCC.3 = RESERVED FOR FUTURE ENHANCEMENTS

These bits are reserved for future use; mask them out when reading the Device Configuration Code.

Set these bits to "0" when writing the desired RY/BY# configuration to the device.



# 5.0 ELECTRICAL SPECIFICATIONS

# 5.1 Absolute Maximum Ratings

 NOTICE: This data sheet contains information on products in the sampling and initial production phases of development. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

# $V_{CC} = 3.3V \pm 0.3V \text{ Systems}^{(4)}$

Sym	Parameter _	Notes	Min	Max	Units	Test Conditions
T <sub>ASE2</sub>	Operating Temperature, SE2		-40	+125	°C	
T <sub>ASE1</sub>	Operating Temperature, SE1		-55	+125	°C	
Vcc	V <sub>CC</sub> with Respect to GND	1	-0.2	7.0	٧	
Vpp	V <sub>PP</sub> Supply Voltage with Respect to GND	1,2	0.2	14.0	٧	
٧	Voltage on any Pin (except V <sub>CC</sub> ,V <sub>PP</sub> ) with Respect to GND	1	-0.5	V <sub>CC</sub> + 0.5	٧	
1	Current into any Non-Supply Pin			±30	mΑ	
lout	Output Short Circuit Current	3		100	mA	

# $V_{CC} = 5.0V \pm 0.5V$ , $V_{CC} = 5.0V \pm 0.25V$ Systems(4, 5)

Sym	Parameter	Notes	Min	Max	Units	Test Conditions
T <sub>ASE2</sub>	Operating Temperature, SE2		-40	+ 125	°C	
T <sub>ASE1</sub>	Operating Temperature, SE1		-55	+ 125	°C	
V <sub>CC</sub>	V <sub>CC</sub> with Respect to GND	1	-0.2	7.0	٧	
V <sub>PP</sub>	V <sub>PP</sub> Supply Voltage with Respect to GND	1,2	-0.2	14.0	٧	
٧	Voltage on any Pin (except V <sub>CC</sub> ,V <sub>PP</sub> ) with Respect to GND	1	-2.0	7.0	٧	
1 .	Current into any Non-Supply Pin			±30	mA	
lout	Output Short Circuit Current	3		100	mA	

## NOTES

- 1. Minimum DC voltage is -0.5V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <20 ns. Maximum DC voltage on input/output pins is  $V_{CC} + 0.5$ V which, during transitions, may overshoot to  $V_{CC} + 2.0$ V for periods <20 ns.
- 2. Maximum DC voltage on Vpp may overshoot to +14.0V for periods <20 ns.
- 3. Output shorted for no more than one second. No more than one output shorted at a time.
- 4. AC specifications are valid at both voltage ranges. See DC Characteristics tables for voltage range-specific specifications.
- 5. 5% V<sub>CC</sub> specifications refer to the VS/MS28F016SV-80 in its high speed test configuration.



# 5.2 Capacitance

# For a 3.3V System:

Sym	Parameter	Notes	Тур	Max	Units	Test Conditions
C <sub>IN</sub>	Capacitance Looking into an Address/Control Pin	1	6	8	pF	T <sub>A</sub> = 25°C, f = 1.0 MHz
C <sub>OUT</sub>	Capacitance Looking into an Output Pin	1	8	12	pF	T <sub>A</sub> = 25°C, f = 1.0 MHz
C <sub>LOAD</sub>	Load Capacitance Driven by Outputs for Timing Specifications	1		50	pF	For $V_{CC} = 3.3V \pm 0.3V$
	Equivalent Load Timing Circuit			2.5	ns	50Ω transmission line delay

# For a 5.0V System:

Sym	Parameter	Notes	Тур	Max	Units	Test Conditions
C <sub>IN</sub>	Capacitance Looking into an Address/Control Pin	1	6	8	pF	$T_A = 25^{\circ}C, f = 1.0 \text{ MHz}$
C <sub>OUT</sub>	Capacitance Looking into an Output Pin	1	8	12	pF	$T_A = 25^{\circ}C, f = 1.0 \text{ MHz}$
C <sub>LOAD</sub>	Load Capacitance Driven by	1		100	рF	For $V_{CC} = 5.0V \pm 0.5V$
	Outputs for Timing Specifications			30	pF	For V <sub>CC</sub> = 5.0V ± 0.25V
	Equivalent Testing Load Circuit for V <sub>CC</sub> ± 10%			2.5	ns	25Ω transmission line delay
	Equivalent Testing Load Circuit for V <sub>CC</sub> ± 5%			2.5	ns	85Ω transmission line delay

# NOTE:

1. Sampled, not 100% tested.



5.3 Timing Nomenclature	t <sub>CE</sub>	t <sub>ELQV</sub> time(t) from CE# (E) going low (L) to the outputs (Q) becoming valid (V)
All 3.3V system timings are measured from where signals cross 1.5V.	toE	t <sub>GLQV</sub> time(t) from OE # (G) going low (L) to the outputs (Q) becoming valid (V)
For 5.0V systems use the standard JEDEC cross point definitions.	t <sub>ACC</sub>	t <sub>AVQV</sub> time(t) from address (A) valid (V) to the outputs (Q) becoming valid (V)
Each timing parameter consists of 5 characters.	tas	t <sub>AVWH</sub> time(t) from address (A) valid (V) to WE# (W) going high (H)
Some common examples are defined as follows:	t <sub>DH</sub>	t <sub>WHDX</sub> time(t) from WE# (W) going high (H) to when the data (D) can become undefined (X)

	Pin Characters		Pin States
Α.	Address Inputs	Н	High
D	Data Inputs	\L	Low
Q	Data Outputs	٧	Valid
E	CE# (Chip Enable)	Х	Driven, but not necessarily valid
F	BYTE# (Byte Enable)	Z	High Impedance
G	OE# (Output Enable)		
w	WE# (Write Enable)		
Р	RP# (Deep Power-Down Pin)		
R	RY/BY# (Ready Busy)		
٧	Any Voltage Level		
5V	V <sub>CC</sub> at 4.5V Minimum		
3V	V <sub>CC</sub> at 3.0V Minimum		






Figure 6. Transient input/Output Reference Waveform ( $V_{CC} = 5.0V \pm 10\%$ )




Figure 7. Transient Input/Output Reference Waveform ( $V_{CC}=3.3V\pm10\%$ ) High Speed Reference Waveform ( $V_{CC}=5.0V\pm5\%$ )






Figure 8. Transient Equivalent Testing Load Circuit ( $V_{CC} = 5.0V \pm 10\%$ )




Figure 9. Transient Equivalent Testing Load Circuit ( $V_{CC} = 3.3V \pm 10\%$ )




Figure 10. High Speed Transient Equivalent Testing Load Circuit ( $V_{CC} = 5.0V \pm 5\%$ )



# 5.4 DC Characteristics

 $V_{CC} = 3.3V \pm 0.3V$ ,  $T_{ASE2} = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $T_{ASE1} = -55^{\circ}C$  to  $+125^{\circ}C$ 

Sym	Parameter	Notes	Min	Max	Units	Test Conditions
Щ	Input Load Current	1		±1	μΑ	$V_{CC} = V_{CC} Max,$ $V_{IN} = V_{CC} or GND$
ILO	Output Leakage Current	1		±10	μА	$V_{CC} = V_{CC} Max,$ $V_{IN} = V_{CC} or GND$
Iccs	V <sub>CC</sub> Standby Current	1,5		130	μΑ	$\begin{array}{l} \text{V}_{CC} = \text{V}_{CC}\text{Max}, \\ \text{CE}_0\#, \text{CE}_1\#, \text{RP}\# = \text{V}_{CC} \\ \pm 0.2\text{V} \\ \text{BYTE}\#, \text{WP}\# = \text{V}_{CC}\pm 0.2\text{V} \\ \text{or GND} \pm 0.2\text{V} \end{array}$
				4	mA	$\begin{split} &V_{CC} = V_{CC}Max, \\ &CE_0\#, CE_1\#, RP\# = V_{IH} \\ &BYTE\#, WP\# = V_{IH}orV_{IL} \end{split}$
ICCD	V <sub>CC</sub> Deep Power- Down Current	1		50	μΑ	$RP\# = GND \pm 0.2V$ $BYTE\# = V_{CC} \pm 0.2V \text{ or}$ $GND \pm 0.2V$
ICCR1	V <sub>CC</sub> Read Current	1,4,5		60	mA	$\begin{array}{l} \text{V}_{\text{CC}} = \text{V}_{\text{CC}} \text{ Max} \\ \text{CMOS: CE}_0 \#, \text{CE}_1 \# = \text{GND} \\ \pm 0.2 \text{V} \\ \text{BYTE} \# = \text{GND} \pm 0.2 \text{V or} \\ \text{V}_{\text{CC}} \pm 0.2 \text{V} \\ \text{Inputs} = \text{GND} \pm 0.2 \text{V or} \\ \text{V}_{\text{CC}} \pm 0.2 \text{V} \\ \text{TTL: CE}_0 \#, \text{CE}_1 \# = \text{V}_{\text{IL}}, \\ \text{BYTE} \# = \text{V}_{\text{IL}} \text{ or V}_{\text{IH}} \\ \text{INPUTS} = \text{V}_{\text{IL}} \text{ or V}_{\text{IH}}, \\ \text{f} = 8 \text{ MHz, I}_{\text{OUT}} = 0 \text{ mA} \end{array}$
I <sub>CCR</sub> 2	V <sub>CC</sub> Read Current	1,4,5		40	mA	$\begin{array}{c} V_{CC} = V_{CC}  Max \\ CMOS:  CE_0\#,  CE_1\# = GND \\ \pm  0.2V \\ BYTE\# = GND \pm 0.2V  or \\ V_{CC} \pm 0.2V \\ Inputs = GND \pm 0.2V  or \\ V_{CC} \pm 0.2V \\ TTL:  CE_0\#,  CE_1\# = V_{IL}, \\ BYTE\# = V_{IL}  or  V_{IH}, \\ INPUTS = V_{IL}  or  V_{IH}, \\ f = 4  MHz,  I_{OUT} = 0  mA \end{array}$



**5.4 DC Characteristics** (Continued)  $V_{CC}=3.3V\pm0.3V$ ,  $T_{ASE2}=-40^{\circ}C$  to  $+125^{\circ}C$ ,  $T_{ASE1}=-55^{\circ}C$  to  $+125^{\circ}C$ 

Sym	Parameter	Notes	Min	Max	Units	Test Conditions
Iccw	V <sub>CC</sub> Write Current	1		12	mA	Word/Byte Write in Progress V <sub>PP</sub> = 12.0V ± 5%
				17	mA	Word/Byte Write in Progress V <sub>PP</sub> = 5.0V ± 10%
ICCE	V <sub>CC</sub> Block Erase Current	1		12	mA	Block Erase in Progress V <sub>PP</sub> = 12.0V ± 5%
				17	mA	Block Erase in Progress V <sub>PP</sub> = 5.0V ± 10%
ICCES	V <sub>CC</sub> Erase Suspend Current	1,2		6	mA	CE <sub>0</sub> #, CE <sub>1</sub> # = V <sub>IH</sub> Block Erase Suspended
l <sub>PPS</sub>	V <sub>PP</sub> Standby/Read	1		±15	μΑ	V <sub>PP</sub> ≤ V <sub>CC</sub>
IPPR	Current			200	μΑ	V <sub>PP</sub> > V <sub>CC</sub>
lppD	V <sub>PP</sub> Deep Power- Down Current	1		50	μΑ	RP# = GND ± 0.2V
IPPW	V <sub>PP</sub> Write Current	1		15	mA	V <sub>PP</sub> = 12.0V ± 5% Word/Byte Write in Progress
				25	mA	V <sub>PP</sub> = 5.0V ± 10% Word/Byte Write in Progress
IPPE	V <sub>PP</sub> Erase Current	1		10	mA	V <sub>PP</sub> = 12.0V ± 5% Block Erase in Progress
				20	mA	V <sub>PP</sub> = 5.0V ± 10% Block Erase in Progress
IPPES	V <sub>PP</sub> Erase Suspend Current	1		200	μΑ	V <sub>PP</sub> = V <sub>PPH1 or</sub> V <sub>PPH2</sub> , Block Erase Suspended
V <sub>IL</sub>	Input Low Voltage		-0.3	0.8	٧	
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> + 0.3	٧	
V <sub>OL</sub>	Output Low Voltage			0.4	V	$V_{CC} = V_{CC}$ Min and $I_{OL} = 4$ mA



# 5.4 DC Characteristics (Continued)

 $V_{CC} = 3.3V \pm 0.3V$ ,  $T_{ASE2} = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $T_{ASE1} = -55^{\circ}C$  to  $+125^{\circ}C$ 

Sym	Parameter	Notes	Min	Max	Units	Test Conditions
V <sub>OH</sub> 1	Output High Voltage		2.4		٧	$I_{OH} = -2.0 \text{ mA}$ $V_{CC} = V_{CC} \text{ Min}$
V <sub>OH</sub> 2			V <sub>CC</sub> -0.2		V	$I_{OH} = -100 \mu A$ $V_{CC} = V_{CC} Min$
V <sub>PPLK</sub>	V <sub>PP</sub> Erase/Write Lock Voltage	3	0.0	1.8	٧	
V <sub>PPH1</sub>	V <sub>PP</sub> during Write/Erase Operations	3	4.5	5.5	٧	
V <sub>PPH2</sub>	V <sub>PP</sub> during Write/Erase Operations	3	11.4	12.6	V	·
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		1.8		٧	

# NOTES:

- 1. All currents are in RMS unless otherwise noted. These currents are valid for all product versions (package and speeds).
- 2. ICCES is specified with the device de-selected. If the device is read while in erase suspend mode, current draw is the sum of learn and learn
- 3. Block Erases, Word/Byte Writes and Lock Block operations are inhibited when V<sub>PP</sub> ≤ V<sub>PPLK</sub> and not guaranteed in the ranges between V<sub>PPLK</sub>(max) and V<sub>PPH1</sub>(min), between V<sub>PPH1</sub>(max) and V<sub>PPH2</sub>(min) and above V<sub>PPH2</sub>(max).
- 4. Automatic Power Savings (APS) reduces ICCR to less than 3 mA in static operation.
- 5. CMOS Inputs are either V<sub>CC</sub> ± 0.2V or GND ± 0.2V. TTL Inputs are either V<sub>IL</sub> or V<sub>IH</sub>.



# 5.5 DC Characteristics

 $V_{CC} = 5.0V \pm 0.5V$ ,  $T_{ASE2} = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $T_{ASE1} = -55^{\circ}C$  to  $+125^{\circ}C$ 

Sym	Parameter	Notes	Min	Max	Units	Test Conditions
IIL	Input Load Current	1		± 1	μΑ	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>IN</sub> = V <sub>CC</sub> or GND
lo	Output Leakage Current	1		±10	μΑ	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>IN</sub> = V <sub>CC</sub> or GND
Iccs	V <sub>CC</sub> Standby Current	1,5		130	μА	$\begin{array}{l} \text{V}_{\text{CC}} = \text{V}_{\text{CC}}  \text{Max} \\ \text{CE}_0 \#, \text{CE}_1 \#, \text{RP} \# = \text{V}_{\text{CC}} \pm \\ \text{0.2V} \\ \text{BYTE} \#, \text{WP} \# = \text{V}_{\text{CC}} \pm \\ \text{0.2V}  \text{or GND}  \pm  \text{0.2V} \end{array}$
				4	mA	$V_{CC} = V_{CC} Max$ $CE_0 \#, CE_1 \#, RP \# = V_{IH}$ $BYTE \#, WP \# = V_{IH} or V_{IL}$
ICCD	V <sub>CC</sub> Deep Power- Down Current	1		50	μΑ	$RP\# = GND \pm 0.2V$ $BYTE\# = V_{CC} \pm 0.2V \text{ or}$ $GND \pm 0.2V$
ICCR1	V <sub>CC</sub> Read Current	1,4,5		135	mA	$\begin{split} &V_{CC}=V_{CC}\text{Max},\\ &C\text{MOS:CE}_0\#, \text{CE}_1\#=\text{GND}\pm\\ &0.2V\\ &\text{BYTE}\#=\text{GND}\pm0.2V\text{or}\\ &V_{CC}\pm0.2V\text{inputs}=\text{GND}\pm0.2V\text{or}\\ &V_{CC}\pm0.2V\text{TTL:CE}_0\#, \text{CE}_1\#=V_{\text{IL}},\\ &\text{BYTE}\#=V_{\text{IL}}\text{or}V_{\text{IH}}\\ &\text{Inputs}=V_{\text{IL}}\text{or}V_{\text{IH}},\\ &f=10\text{MHz}, I_{OUT}=0\text{mA} \end{split}$
ICCR2	V <sub>CC</sub> Read Current	1,4,5		90	mA	$\begin{split} &V_{CC} = V_{CC}Max,\\ &CMOS:CE_0\#, CE_1\# = GND \pm \\ &0.2V\\ &BYTE\# = GND \pm 0.2Vor\\ &V_{CC} \pm 0.2V\\ &Inputs = GND \pm 0.2Vor\\ &V_{CC} \pm 0.2V\\ &TTL: CE_0\#, CE_1\# = V_{IL},\\ &BYTE\# = V_{IL}orV_{IH}\\ &Inputs = V_{IL}orV_{IH},\\ &f = 5MHz, I_{OUT} = 0mA \end{split}$



**5.5 DC Characteristics** (Continued)  $V_{CC} = 5.0V \pm 0.5V$ ,  $T_{ASE2} = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $T_{ASE1} = -55^{\circ}C$  to  $+125^{\circ}C$ 

Sym	Parameter	Notes	Min	Max	Units	Test Conditions
lccw	V <sub>CC</sub> Write Current	1		35	mA	Word/Byte in Progress V <sub>PP</sub> = 12.0V ±5%
				40	mA	Word/Byte in Progress V <sub>PP</sub> = 5.0V ±10%
ICCE	V <sub>CC</sub> Block Erase Current	1		25	mA	Block Erase in Progress V <sub>PP</sub> = 12.0V ±5%
				30	mA	Block Erase in Progress V <sub>PP</sub> = 5.0V ± 10%
ICCES	V <sub>CC</sub> Erase Suspend Current	1, 2		10	mA	CE <sub>0</sub> # , CE <sub>1</sub> # = V <sub>IH</sub> Block Erase Suspended
I <sub>PPS</sub>	V <sub>PP</sub> Standby/Read	1		± 15	μΑ	V <sub>PP</sub> ≤ V <sub>CC</sub>
IPPR	Current			200	μА	V <sub>PP</sub> > V <sub>CC</sub>
I <sub>PPD</sub>	V <sub>PP</sub> Deep Power- Down Current	1		30	μΑ	RP# = GND ±0.2V
lppw	V <sub>PP</sub> Write Current	1		12	mA	V <sub>PP</sub> = 12.0V ±5% Word/Byte Write in Progress
				22	mA	V <sub>PP</sub> = 5.0V ± 10% Word/Byte Write in Progress
IPPE	V <sub>PP</sub> Block Erase Current	1		10	mA	V <sub>PP</sub> = 12.0V ±5% Block Erase in Progress
		:		20	mA	V <sub>PP</sub> = 5.0V ±10% Block Erase in Progress
I <sub>PPES</sub>	V <sub>PP</sub> Erase Suspend Current	1		200	μΑ	V <sub>PP</sub> = V <sub>PPH1</sub> or V <sub>PPH2</sub> , Block Erase Suspended
V <sub>IL</sub>	Input Low Voltage		-0.5	0.8	V	
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	٧	



# 5.5 DC Characteristics (Continued)

 $V_{CC} = 5.0V \pm 0.5V$ ,  $T_{ASE2} = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $T_{ASE1} = -55^{\circ}C$  to  $+125^{\circ}C$ 

Sym	Parameter	Notes `	Min	Max	Units	Test Conditions
V <sub>OL</sub>	Output Low Voltage			0.45	٧	V <sub>CC</sub> = V <sub>CC</sub> Min I <sub>OL</sub> = 5.8 mA
V <sub>OH</sub> 1	Output High Voltage		0.85 V <sub>CC</sub>		٧	$I_{OH} = -2.5 \text{ mA}$ $V_{CC} = V_{CC} \text{ Min}$
V <sub>OH</sub> 2			V <sub>CC</sub> -0.4			$I_{OH} = -100 \mu A$ $V_{CC} = V_{CC} Min$
V <sub>PPLK</sub>	V <sub>PP</sub> Write/Erase Lock Voltage	3	0.0	1.8	٧	
V <sub>PPH1</sub>	V <sub>PP</sub> during Write/Erase Operations		4.5	5.5	٧	
V <sub>PPH2</sub>	Vpp during Write/Erase Operations		11.4	12.6	٧	
V <sub>LKO</sub>	V <sub>CC</sub> Write/Erase Lock Voltage		1.8		٧	

<sup>1.</sup> All currents are in RMS unless otherwise noted. These currents are valid for all product versions (package and speeds).

<sup>2.</sup> ICCES is specified with the device de-selected. If the device is read while in erase suspend mode, current draw is the sum

of ICCES and ICCR.

3. Block Erases, Word/Byte Writes and Lock Block operations are inhibited when Vpp 

VppLK and not guaranteed in the ranges between VPPLK(max) and VPPH1(min), between VPPH1(max) and VPPH2(min) and above VPPH2(max).

Automatic Power Saving (APS) reduces I<sub>CCR</sub> to less than 1 mA in Static operation.
 CMOS Inputs are either V<sub>CC</sub> ± 0.2V or GND ± 0.2V. TTL Inputs are either V<sub>IL</sub> or V<sub>IH</sub>.



5.6 AC Characteristics—Read Only Operations(1)  $V_{CC}=3.3V\pm0.3V$ ,  $T_{ASE2}=-40^{\circ}C$  to  $+125^{\circ}C$ ,  $T_{ASE1}=-55^{\circ}C$  to  $+125^{\circ}C$ , Load =50 pF

	Versions					
Sym	Sym Parameter		Min	Max	Units	
t <sub>AVAV</sub>	Read Cycle Time		120		ns	
tAVEL	Address Setup to CE# Going Low	3	0			
t <sub>AVGL</sub>	Address Setup to OE# Going Low	3	0			
t <sub>AVQV</sub>	Address to Output Delay (TACC)	-		120	ns	
tELQV	CE# to Output Delay (T <sub>CE</sub> )	2		120	ns	
t <sub>PHQV</sub>	RP# High to Output Delay			620	ns	
tGLQV	OE# to Output Delay (T <sub>OE</sub> )	2		45	ns	
tELQX	CE# to Output in Low Z	3	0		ns	
t <sub>EHQZ</sub>	CE# to Output in High Z	3		50	ns	
tGLQX	OE# to Output in Low Z	3	0		ns	
tGHQZ	OE# to Output in High Z	3		30	ns	
tон	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		ns	
t <sub>FLQV</sub>	BYTE# to Output Delay	3		120	ns	
t <sub>FLQZ</sub>	BYTE# Low to Output in High Z	3		30	ns	
t <sub>ELFL</sub>	CE# Low to BYTE# High or Low	3		5	ns	



**5.6 AC Characteristics—Read Only Operations(1)** (Continued)  $V_{CC} = 5.0V \pm 0.25V$ ,  $T_{ASE2} = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $T_{ASE1} = -55^{\circ}C$  to  $+125^{\circ}C$ , Load = 30 pF  $V_{CC} = 5.0V \pm 0.5V$ ,  $T_{ASE2} = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $T_{ASE1} = -55^{\circ}C$  to  $+125^{\circ}C$ , Load = 100 pF

Versions <sup>(4)</sup>			V <sub>CC</sub> ± 5% <sup>(5)</sup>		V <sub>CC</sub> ± 10%(6)		Unit
Sym	Parameter	Notes	Min	Max	Min	Max	O'iii
tavav	Read Cycle Time		80		85		ns
tAVEL	Address Setup to CE# Going Low	3	0		0		ns
tavgl	Address Setup to OE # Going Low	3	0		0		ns
tavqv	Address to Output Delay (TACC)			80		85	ns
tELQV	CE# to Output Delay (TCE)	2		80		85	ns
t <sub>PHQV</sub>	RP# to Output Delay			400		480	ns
tGLQV	OE# to Output Delay (TOE)	2		30		35	ns
tELQX	CE# to Output in Low Z	3	0		0		ns
tEHQZ	CE# to Output in High Z	3		25		30	ns
tGLQX	OE# to Output in Low Z	3	0		0		ns
tGHQZ	OE# to Output in High Z	. 3		25		30	ns
toH	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		Ó		ns
t <sub>FLQV</sub>	BYTE# to Output Delay	3		80		85	ns
t <sub>FLQZ</sub>	BYTE# Low to Output in High Z	3		25		30	ns
t <sub>ELFL</sub>	CE# Low to BYTE# High or Low	3		5		5	ns

CEx# is defined as the latter of CE<sub>0</sub># or CE<sub>1</sub># going low, or the first of CE<sub>0</sub># or CE<sub>1</sub># going high.

1. See AC Input/Output Reference Waveforms for timing measurements, Figures 6 and 7.

2. OE # may be delayed up to telov-tolow after the falling edge of CE#, without impacting telov.

3. Sampled, not 100% tested.

4. Device speeds are defined as: 80/85 ns at  $V_{CC} = 5.0V$  equivalent to 120 ns at  $V_{CC} = 3.3V$ 

5. See the high speed AC Input/Output Reference Waveforms and AC Testing Load Circuit.

6. See the standard AC Input/Output Reference Waveforms and AC Testing Load Circuit.






Figure 11. Read Timing Waveforms

Į,






Figure 12. BYTE # Timing Waveforms



# 5.7 Power-Up and Reset Timings




Figure 13. V<sub>CC</sub> Power-Up and RP# Reset Waveforms

Sym	Parameter	Notes	Min	Max	Unit	Test Conditions
t <sub>PL5V</sub> t <sub>PL3V</sub>	RP# Low to V <sub>CC</sub> at 4.5V minimum (to V <sub>CC</sub> at 3.0V min or 3.6V max)	2	0		μs	
t <sub>AVQV</sub>	Address Valid to Data Valid for $V_{CC} = 5.0V \pm 10\%$	3		80	ns	
t <sub>PHQV</sub>	RP# High to Data Valid for V <sub>CC</sub> = 5.0V ± 10%	3		480	ns	
t <sub>5VPH</sub>	V <sub>CC</sub> at 4.5V (minimum) to RP# High	1	2	2	μs	CMOS (V <sub>CC</sub> ±0.2V)
			0.002	1.5	ms	$TTL (V_{iH (MIN)} = 2.0V)$
t <sub>3VPH</sub>	V <sub>CC</sub> at 4.5V (minimum) to RP# High	1	2		μS	

## NOTES

CE<sub>0</sub>#, CE<sub>1</sub># and OE# are switched low after Power-Up.

2. The power supply may start to switch concurrently with RP# going low.

<sup>1.</sup> The  $t_{\text{5VPH}}$  and/or  $t_{\text{3VPH}}$  times must be strictly followed to guarantee all other read and write specifications for the VS/MS28F016SV.

<sup>3.</sup> The address access time and RP# high to data valid time are shown for 5.0V V<sub>CC</sub> operation. Refer to the AC Characteristics-Read Only Operations, 3.3V V<sub>CC</sub>.

## VS28F016SV, MS28F016SV FlashFlle™ Memory



# 5.8 AC Characteristics for WE#—Controlled Command Write Operations(1) $V_{CC}=3.3V\pm0.3V$ , $T_{ASE2}=-40^{\circ}C$ to $+125^{\circ}C$ , $T_{ASE1}=-55^{\circ}C$ to $+125^{\circ}C$ , Load =50 pF

	Versions				Unit
Sym	Parameter	Notes	Min	Max	01111
tavav	Write Cycle Time		120		ns
tvpwH	V <sub>PP</sub> Setup to WE# Going High	3	100		ns
t <sub>PHEL</sub>	RP# Setup to CE# Going Low		480		ns
tELWL	CE# Setup to WE# Going Low		10		ns
tavwh	Address Setup to WE# Going High	2,6	75		ns
t <sub>DVWH</sub>	Data Setup to WE# Going High	2,6	75		ns
twLwH	WE# Pulse Width		75		ns
twhox	Data Hold from WE# High	2	10		ns
twhax	Address Hold from WE# High	2	10		ns
twhen	CE# Hold from WE# High		10		ns
twhwL	WE# Pulse Width High		45	·	ns
tGHWL	Read Recovery before Write		0		ns
twhrl	WE# High to RY/BY# Going Low			100	ns
tRHPL	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0		ns
t <sub>PHWL</sub>	RP# High Recovery to WE# Going Low		480		ns
twhGL	Write Recovery before Read		95		ns
tQVVL	V <sub>PP</sub> Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0		μs
twHQV1	Duration of Word/Byte Write Operation	4,5	5		μs
twHQV2	Duration of Block Erase Operation	4	0.3	10	sec



# 5.8 AC Characteristics for WE #—Controlled Command Write Operations(1)

(Continued)

 $V_{CC} = 5.0 \text{V} \pm 0.25 \text{V}$ ,  $T_{ASE2} = -40 \text{°C}$  to +125 °C,  $T_{ASE1} = -55 \text{°C}$  to +125 °C, Load = 30 pF  $V_{CC} = 5.0 \text{V} \pm 0.5 \text{V}$ ,  $T_{ASE2} = -40 \text{°C}$  to +125 °C,  $T_{ASE1} = -55 \text{°C}$  to +125 °C, Load = 100 pF

	Versions		V <sub>CC</sub> :	± 5%			
	Versions				V <sub>CC</sub>	± 10%	Unit
Sym	Parameter	Notes	Min	Max	Min	Max	
tavav	Write Cycle Time		80		85		ns
t <sub>VPWH</sub>	V <sub>PP</sub> Setup to WE# Going High	3	100		100		ns
t <sub>PHEL</sub>	RP# Setup to CE# Going Low		480		480		ns
tELWL	CE# Setup to WE# Going Low		0		0		ns
tavwh	Address Setup to WE# Going High	2,6	50		50		ns
tDVWH	Data Setup to WE# Going High	2,6	50		50		ns
twLWH	WE# Pulse Width		40		50	· · · · · · · · · · · · · · · · · · ·	ns
twHDX	Data Hold from WE# High	2	0		0		ns
twhax	Address Hold from WE# High	2	10		10		ns
twheh	CE# Hold from WE# High		10		10	<u> </u>	ns
twhwL	WE# Pulse Width High		30		30		ns
tGHWL	Read Recovery before Write		0		0		ns
twhrl	WE# High to RY/BY# Going Low			100		100	ns
t <sub>RHPL</sub>	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY # High	3	0		0		ns
t <sub>PHWL</sub>	RP# High Recovery to WE# Going Low		1		1		μs
twhgL	Write Recovery before Read		60		65		ns
tavvl ,	V <sub>PP</sub> Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0		0		μs
t <sub>WHQV</sub> 1	Duration of Word/Byte Write Operation	4,5	4.5		4.5		μs
t <sub>WHQV</sub> 2	Duration of Block Erase Operation	4	0.3	10	0.3	10	sec

#### NOTES:

CE# is defined as the latter of CE<sub>0</sub># or CE<sub>1</sub># going low or the first of CE<sub>0</sub># or CE<sub>1</sub># going high.

- 1. Read timings during write and erase are the same as for normal read.
- 2. Refer to command definition tables for valid address and data values.
- 3. Sampled, not 100% tested.
- 4. Write/Erase durations are measured to valid Status Register (CSR) Data.
- 5. Word/Byte Write operations are typically performed with 1 Programming Pulse.
- 6. Address and Data are latched on the rising edge of WE# for all Command Write operations.

## VS28F016SV, MS28F016SV FlashFile™ Memory






Figure 14. AC Waveforms for Command Write Operations



# 5.9 AC Characteristics for CE #—Controlled Command Write Operations(1) $V_{CC}=3.3V\pm0.3V$ , $T_{ASE2}=-40^{\circ}C$ to $+125^{\circ}C$ , $T_{ASE1}=-55^{\circ}C$ to $+125^{\circ}C$ , Load =50 pF

	Versions				
Sym	Parameter	Notes	Min	Max	Unit
t <sub>AVAV</sub>	Write Cycle Time		120		ns
t <sub>PHWL</sub>	RP# Setup to WE# Going Low		480		ns
tvpeh	V <sub>PP</sub> Setup to CE# Going High	3	100		ns
twlel	WE# Setup to CE# Going Low		0		ns
taven	Address Setup to CE# Going High	2,6	75		ns
t <sub>DVEH</sub>	Data Setup to CE# Going High	2,6	75		ns
tELEH	CE# Pulse Width		75		ns
tEHDX	Data Hold from CE# High	2	10		ns
t <sub>EHAX</sub>	Address Hold from CE# High	2	10		ns
t <sub>EHWH</sub>	WE hold from CE# High		10		ns
t <sub>EHEL</sub>	CE# Pulse Width High		45		ns
t <sub>GHEL</sub>	Read Recovery before Write		0		ns
tEHAL	CE# High to RY/BY# Going Low			100	ns
t <sub>RHPL</sub>	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0		ns
tPHEL	RP# High Recovery to CE# Going Low		480		ns
t <sub>EHGL</sub>	Write Recovery before Read		95		ns
<sup>t</sup> QVVL	V <sub>PP</sub> Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0		μs
t <sub>EHQV</sub> 1	Duration of Word/Byte Write Operation	4,5	5		μs
t <sub>EHQV</sub> 2	Duration of Block Erase Operation	4	0.3	10	sec



## 5.9 AC Characteristics for CE # — Controlled Command Write Operations (1)

(Continued)

 $V_{CC} = 5.0V \pm 0.25V$ ,  $T_{ASE2} = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $T_{ASE1} = -55^{\circ}C$  to  $+125^{\circ}C$ , Load = 30 pF  $V_{CC} = 5.0V \pm 0.5V$ ,  $T_{ASE2} = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $T_{ASE1} = -55^{\circ}C$  to  $+125^{\circ}C$ , Load = 100 pF

,	Manufacta (A)		V <sub>CC</sub> :	± <b>5%</b>			
	Versions <sup>(4)</sup>				V <sub>CC</sub> ±	10%	Unit
Sym	Parameter	Notes	Min	Max	Min	Max	
tavav	Write Cycle Time		80		85		ns
t <sub>PHWL</sub>	RP# Setup to WE# Going Low	3	480		480		ns
tvpeh	V <sub>PP</sub> Setup to CE# Going High	3	100		100		ns
tWLEL	WE# Setup to CE# Going Low		0		0		ns
<sup>t</sup> AVEH	Address Setup to CE# Going High	2,6	50		50		ns .
t <sub>DVEH</sub>	Data Setup to CE# Going High	2,6	50		50		ns
t <sub>ELEH</sub>	CE# Pulse Width		40		50		ns
t <sub>EHDX</sub>	Data Hold from CE# High	2	0		0		ns
tEHAX	Address Hold from CE# High	2	10		10		ns
tEHWH	WE Hold from CE# High		10		10		ns
t <sub>EHEL</sub>	CE# Pulse Width High		30		30		ns
t <sub>GHEL</sub>	Read Recovery before Write	,	0		0		ns
t <sub>EHRL</sub>	CE# High to RY/BY# Going Low			100		100	ns
<sup>t</sup> RHPL	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0		0		ns
t <sub>PHEL</sub>	RP# High Recovery to CE# Going Low		1		. 1		μs
t <sub>EHGL</sub>	Write Recovery before Read		60		65		ns
<sup>t</sup> QVVL	V <sub>PP</sub> Hold from Valid Status Register (CSR, GSR, BSR) Data at RY/BY# High		0		0		μs
t <sub>EHQV</sub> 1	Duration of Word/Byte Write Operation	4,5	4.5		4.5		μs
t <sub>EHQV</sub> 2	Duration of Block Erase Operation	4	0.3	10	0.3	10	sec

### NOTES:

CE# is defined as the latter of CE<sub>0</sub># or CE<sub>1</sub># going low or the first of CE<sub>0</sub># or CE<sub>1</sub># going high.

- 1. Read timings during write and erase are the same as for normal read.
- 2. Refer to command definition tables for valid address and data values.
- 3. Sampled, not 100% tested.
- 4. Write/Erase durations are measured to valid Status Data.
- 5. Word/Byte Write operations are typically performed with 1 Programming Pulse.
- 6. Address and Data are latched on the rising edge of CE# for all Command Write Operations.






Figure 15. Alternate AC Waveforms for Command Write Operations



# 5.10 AC Characteristics for WE #—Controlled Page Buffer Write Operations(1)

 $V_{CC} = 3.3V \pm 0.3V$ ,  $T_{ASE2} = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $T_{ASE1} = -55^{\circ}C$  to  $+125^{\circ}C$ , Load = 50 pF

	Versions		28	3F016SV-1	20	Unit
Sym Parameter		Notes	Min	Тур	Max	Offic
tavwl	Address Setup to WE# Going Low	2	25			ns

 $V_{CC} = 5.0V \pm 0.5V$ ,  $T_{ASE2} = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $T_{ASE1} = -55^{\circ}C$  to  $+125^{\circ}C$ , Load = 50 pF

Versions <sup>(3)</sup>		V <sub>CC</sub> ± 5%	<del> </del>	28F016SV-080 <sup>(4)</sup> 28F016SV-080 <sup>(5)</sup>		28F	28F016SV-085 <sup>(5)</sup>		Unit
Sym	Parameter	Notes	Min	Тур	Max	Min	Тур	Max	
<sup>t</sup> AVWL	Address Setup to WE# Going Low	2	15			15			ns

#### NOTES:

- 1. All other specifications for WE #—Controlled Write Operations can be found in section 5.8:
- 2. Address must be valid during the entire WE# low pulse.
- 3. Device speeds are defined as:

80/85 ns at  $V_{CC} = 5.0V$  equivalent to

120 ns at  $V_{CC} = 3.3V$ 

- 4. See the high speed AC Input/Output Reference Waveforms and AC Testing Load Circuit.
- 5. See the standard AC Input/Output Reference Waveforms and AC Testing Load Circuit.






Figure 16. Page Buffer Write Timing Waveforms



## 5.11 AC Characteristics for CE # — Controlled Page Buffer Write Operations(1)

 $V_{CC} = 3.3V \pm 0.3V$ ,  $T_{ASE2} = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $T_{ASE1} = -55^{\circ}C$  to  $+125^{\circ}C$ , Load = 50 pF

	Versions		. 28	BF016SV-1	20	Unit
Sym Parameter		Notes	Min	Тур	Max	Oill
† <sub>AVEL</sub>	Address Setup to CE# Going Low	2, 3	25			ns

 $V_{CC} = 5.0V \pm 0.5V$ ,  $T_{ASE2} = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $T_{ASE1} = -55^{\circ}C$  to  $+125^{\circ}C$ , Load = 50 pF

Versions <sup>(4)</sup>		V <sub>CC</sub> ± 5%	<b>-</b>	016SV-080 <sup>(5)</sup> 016SV-080 <sup>(6)</sup> 28F016SV-085 <sup>(6)</sup>		28F016SV-085 <sup>(6)</sup>		Unit	
Sym	Parameter	Notes	Min	Тур	Max	Min	Тур	Max	
<sup>†</sup> AVEL	Address Setup to CE# Going Low	2, 3	15			15			ns

#### NOTES:

- 1. All other specifications for CE#—Controlled Write Operations can be found in section 5.9.
- 2. Address must be valid during the entire CE# low pulse.
- 3. CEx# is defined as the latter of CE<sub>0</sub># or CE<sub>1</sub># going low, or the first of CE<sub>0</sub># or CE<sub>1</sub># going high.
- 4. Device speeds are defined as:

80/85 ns at  $V_{CC} = 5.0 V$  equivalent to 120 ns at  $V_{CC} = 3.3 V$ 

- 5. See the high speed AC Input/Output Reference Waveforms and AC Testing Load Circuit.
- 6. See the standard AC Input/Output Reference Waveforms and AC Testing Load Circuit.




Figure 17. Controller Page Buffer Write Timing Waveforms (Loading Data to the Page Buffer)



## 5.12 Erase and Word/Byte Write Performance(1,3)

 $V_{CC} = 3.3V \pm 0.3V$ ,  $V_{PP} = 5.0V \pm 0.5V$ ,  $T_{ASE2} = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $T_{ASE1} = -55^{\circ}C$  to  $+125^{\circ}C$ 

Sym	Parameter	Notes	Min	Typ(1)	Max	Units	Test Conditions
	Page Buffer Byte Write Time	2		8.0		μs	
	Page Buffer Word Write Time	2		16	-	μs	
	Byte Write Time	2		29		μs	
	Word Write Time	2		35		μs	
t <sub>WHRH</sub> 2	Block Write Time	2		1.9		sec	Byte Write Mode
t <sub>WHRH</sub> 3	Block Write Time	2		1.2		sec	Word Write Mode
	Block Erase Time	2		2.5		sec	
	Full Chip Erase Time	2		80		sec	

 $V_{CC} = 3.3V \pm 0.3V$ ,  $V_{PP} = 12.0V \pm 0.6V$ ,  $T_{ASE2} = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $T_{ASE1} = -55^{\circ}C$  to  $+125^{\circ}C$ 

						OLI	
Sym	Parameter	Notes	Min	Typ(1)	Max	Units	Test Conditions
	Page Buffer Byte Write Time	2		2.2		μs	
	Page Buffer Word Write Time	2		4.4		μS	
tweet1	Word/Byte Write Time	2		9		μs	-
t <sub>WHRH</sub> 2	Block Write Time	2		0.6	2.1	sec	Byte Write Mode
t <sub>WHRH</sub> 3	Block Write Time	2		0.3	1.0	sec	Word Write Mode
·	Block Erase Time	2		1.8	10	sec	
	Full Chip Erase Time	2		48		sec	

## VS28F016SV, MS28F016SV FlashFile™ Memory



# 5.12 Erase and Word/Byte Write Performance(1,3) (Continued)

 $V_{CC} = 5.0V$ ,  $V_{PP} = 5.0V \pm 0.5V$ ,  $T_{ASE2} = -40^{\circ}$ C to  $+125^{\circ}$ C,  $T_{ASE1} = -55^{\circ}$ C to  $+125^{\circ}$ C

Sym	Parameter	Notes	Min	Typ(1)	Max	Units	Test Conditions
	Page Buffer Byte Write Time	2		8		μs	
	Page Buffer Word Write Time	2		16		μs	
	Byte Write Time	2		20		μs	
	Word Write Time	2		25		μs	
twnn+2	Block Write Time	2		1.4		sec	Byte Write Mode
t <sub>WHRH</sub> 3	Block Write Time	2		0.85		sec	Word Write Mode
	Block Erase Time	2		2		sec	
	Full Chip Erase Time	2		64		sec	

 $V_{CC} = 5.0V$ ,  $V_{PP} = 12.0V \pm 0.6V$ ,  $T_{ASE2} = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $T_{ASE1} = -55^{\circ}$  to  $+125^{\circ}C$ 


Sym	Parameter	Notes	Min	Typ(1)	Max	Units	Test Conditions
	Page Buffer Byte Write Time	2		2.1		μs	
	Page Buffer Word Write Time	2		4.1		μs	
twhen1	Word Byte/Write Time	2		6		μs	
twhRH2	Block Write Time	2		0.4	2.1	sec	Byte Write Mode
t <sub>WHRH</sub> 3	Block Write Time	2		0.2	1.0	sec	Word Write Mode
<u> </u>	Block Erase Time	2		1.8	10	sec	
	Full Chip Erase Time	2		48		sec	

#### NOTES:

- 1. 25°C, and normal voltages.
- 2. Excludes system-level overhead.
- 3. These performance numbers are valid for all speed versions.



### 6.0 MECHANICAL SPECIFICATIONS



He

Ν

L

Υ

АЗ

Q

15.70

0.75

1.30

16.00

56

0.80

1.40

16.30

0.85

0.10

1.50

5

0.618

0.030

0.051

0.630

56

0.031

0.055

0.642

0.033

0.004

0.059

**Terminal Dimension** 

Seating Plane Coplanarity

Lead Count

Lead Height

Lead Tip Angle

Lead Tip Length



### **DEVICE NOMENCLATURE**

V	 s	2	8	F	0	1	6	s	V	_	8	5
м	s	2	8	F	0	1	6	s	٧	_	8	5
V = SE M = SI	   S = 1	SSOP						SV =	= Smart\	A oltage Te	ccess S chnolog	

Depending on system design specifications, the VS/MS28F016SV-70 is capable of supporting

- 80 ns access times with a  $V_{CC}$  of 5.0V  $\pm 5\%$  and loading of 30 pF
- 85 ns access times with a V<sub>CC</sub> of 5.0V  $\pm$  10% and loading of 100 pF
- 120 ns access times with a VCC of 3.3V  $\pm\,10\%$  and loading of 50 pF

## ADDITIONAL INFORMATION

	Item	Order Number
AP 393	28F016SV Compatibility with 28F016SA	292144
	28F016SA User's Manual	297372
AP 377	28F016SA Software Drivers	292126
AP 378	System Optimization Using the Enhanced Features of the 28F016SA	292127
AP 375	Upgrade Considerations from the 28F008SA to the 28F016SA	292124
ER 33	ETOXTM Flash Memory Technology—Insight to Intel's Fourth Generation Process Innovation	294016
	VE28F008 or M28F008 Data Sheet	271305
	M28F008 Datasheet	271232

Please check with Intel Literature for availability.

#### **DATA SHEET REVISION HISTORY**

Number	Description
001	Original Version