

1 Description

The iW673 is a high performance synchronous rectifier controller with an integrated MOSFET driver for flyback converters operating at discontinuous conduction mode. Combined with the MOSFET, the iW673 can emulate the diode rectifier at the secondary side of the flyback to reduce conduction loss. The iW673 determines the timing of the driver by sensing the voltage across the R_{DS(ON)} to achieve lossless sensing. The iW673 uses proprietary digital adaptive turn-off control technology to minimize the turn-off deadtime of the synchronous rectifier so that the parallel Schottky diode required by conventional synchronous rectifiers can be eliminated. The integrated driver has strong driving capability for high efficiency. The operating power consumption of the controller excluding the driver is less than 4mW at no load to achieve the ultra-low no-load power consumption at 5V output. The iW673 integrates a pulse linear regulator to maintain the operation of the synchronous rectifier at low system output voltage when the system is operating in constant current (CC) mode.

2 Features

- Digital adaptive turn-off control minimizes dead-time and eliminates the parallel Schottky diode
- Integrated pulse linear regulator (PLR) enables SR operation at down to 2.4V system output when system is in constant current (CC) mode with iW673-00, iW673-01, or iW673-20
- Wide V_{IN} pin operating voltage up to 25V (16V for iW673-00)
- Optimized 5V MOSFET gate driver Intelligent low power management achieves ultra-low no-load operating current
- Lossless MOSFET V_{DS} sensing for SR timing control
- 6-pin SOT23 package

3 Applications

 Compact AC/DC adapters/chargers for media tablets and smart phones




Figure 3.1: iW673 Typical Application Circuit






Figure 3.2: iW673 Typical Application Circuit Using iW1602 as the Primary-Side Controller (Achieving <75mW No-Load Power Consumption in 5V, 2.5A Adapter Designs with Fast Dynamic Load Response, and Supporting Constant Current Operation down to 2.4V System Output)




Figure 3.3 : iW673 Typical Application Circuit for Multi-Level Output Voltage and Current (Using iW1782 as Primary-Side Controller and iW636 as Secondary-Side Controller) for Qualcomm[®] Quick Charge™ 3.0 (Achieving <20mW No-Load Power Consumption)

Note: The DFET clamping circuit at the DRAIN pin of iW673 is not needed if the maximum voltage on the drain of the SR MOSFET is lower 60V.



4 Pinout Description




Figure 4.1: 6-Pin SOT23 Package

Pin No.	Pin Name	Туре	Pin Description
1	DRAIN	Analog Input	Synchronous rectifier MOSFET drain voltage sensing and the Pulse Linear Regulator (PLR) input.
2	SOURCE	Analog input Synchrnous rectifier MOSFET source voltage sensing input.	
3	OUT	Output Synchronous rectifier MOSFET driver.	
4	GND	Ground	Ground.
5	V _{cc}	Power Input	Output of internal LDO and PLR. It provides bias voltage for the internal logic circuit and the MOSFET driver. Connect this pin to a capacitor.
6	V _{IN}	Analog Input	Input of internal LDO and system output voltage sensing circuit. Connect to adapter/charger output for bias voltage. The internal LDO clamps the $V_{\rm CC}$ voltage at 5V when $V_{\rm IN}$ > 5V. The $V_{\rm IN}$ is also the input for the PLR enable comparator and the SR enable comparator.



5 Absolute Maximum Ratings

Absolute maximum ratings are the parameter values or ranges which can cause permanent damage if exceeded.


Parameter	Symbol	Value	Units
V _{IN} DC supply voltage range (pin 6, I _{CC} = 15mA max)	V _{IN}	-0.3 to 33	V
Continuous DC supply current at V _{IN} pin (V _{IN} = 30V)	I _{VO}	15	mA
Continuous DC supply current at V_{CC} pin (V_{CC} = 5.5V)	I _{vcc}	15	mA
Gate peak output current	I _G	±3	А
DRAIN pin voltage (Note 1)	V _D	-1.5 to 60	V
DRAIN pin peak current	I _{DRAIN}	-40 to 300	mA
SOURCE pin voltage	V _{SOURCE}	- 0.6 to 1	V
V _{CC} pin voltage	V _{cc}	-0.6 to 6	V
Junction temperature	T _J	-40 to 150	°C
Storage temperature		-65 to 150	°C
Thermal resistance junction-to-ambient	θ_{JA}	190	°C/W
ESD rating per JEDEC JESD22-A114		2,000	V

Notes:

Note 1: The DRAIN pin voltage should not be below -0.6V for more than 500 ns.



6 Physical Dimensions



7 Ordering Information

Part no.	Options	Package	Description
iW673-00	V _{OUT} < 16V. I _{OUT} < 4A. Not recommended for new designs	SOT23	Tape & Reel ¹
iW673-01	$V_{\rm OUT}$ < 25V. $I_{\rm OUT}$ > 4A or when SR MOSFET with large package inductance (TO-220 or similar) is used.	SOT23	Tape & Reel ¹
iW673-10	$V_{\rm OUT}$ < 25V. $I_{\rm OUT}$ < 4A. PLR circuit is disabled until UVLO once $V_{\rm OUT}$ reaches PLR disable threshold ($V_{\rm LR_DISABLE}$).	SOT23	Tape & Reel ¹
iW673-20	V _{OUT} < 25V. I _{OUT} < 4A.	SOT23	Tape & Reel ¹

Note 1: Tape and reel packing quantity is 3,000/reel. Minimum packing quantity is 3,000.



8 Top Marking




Figure 8.1 : Top Marking for iW673

Part Number	Top Mark Product and Product Option Code (YY)
iW673-00	N/A
iW673-01	5LYY
iW673-10	6EYY
iW673-20	6GYY

Table 8.1: Product Option Code Table



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

© 2022 Renesas Electronics Corporation. All rights reserved.

RoHS Compliance

Dialog Semiconductor's suppliers certify that its products are in compliance with the requirements of Directive 2011/65/EU of the European Parliament on the restriction of the use of certain hazardous substances in electrical and electronic equipment. RoHS certificates from our suppliers are available on request.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

Product Summary Rev. 1.7 20-Feb-2022