

1. DESCRIPTION

XD4059 standard"A"-Series types are divide-by-N down-counters that can be pro.grammed to divide an input frequency by any number "N" from 3 to 15,999. The out-put signal is a .pulse one clock-cycle wide occurring at a rate equal to the input frequency divided by N. This single output hasTTL drive capability. The down-counter is preset by means of 16 jam inputs.

The three Mode-Select Inputs Ka, Kb, and Kc determine the modulus ('divide-by"number) of the first and last counting .sec.tions in accordance with the truth table shown in Table I. Every time the first (fastest) counting section goes through one cycle, it reduces by 1 the number that has been preset (jammed) into the three decades of the intermediate counting section and into the last counting section, which consists of flip-flops that are not needed for operatingthe first counting section. For example, in the ÷ 2 mode, only one flip-flop is needed in the first counting section. Therefore the last counting section has three flip-flops that can be preset to a maximum count of seven with a place value of thousands. If ÷10 is desired for the first section, Ka is set to 1, Kb to 1, and Kc to 0. Jam Inputs J1,J2,J3,and J4 are used to preset the first counting section and there is no last counting section. The intermediate counting section consists of three cascaded BCD de- cade (÷.10) counters presettable by means of Jam Inputs J5 through J16.

The Mode-Select Inputs permit frequency.synthesizer channel separations of 10,12.5,20,25, or 50 parts. These inputs set themaximum value of N at 9999 (when thefirst counting section divides by 5 or 10) or15,999 (when the first counting sectiondivides by 8,4, or 2).

The three decades of the intermediate count.ing section can be preset to a binary 15 in-stead of a binary 9, while their place values are still 1,10, and 100, multiplied by thenumber of the ÷ N mode. For example, inthe ÷ 8 mode, the number from which count-ing-down begins can be preset to:

3rd decade:1500, 2nd decade:150, 1st decade:15, Last counting section 1000


The total of these numbers (2665) times8 equals 21,320. The first counting section be preset to 7. Therefore, 21,327 is themaximum possible count in the ÷8 mode. The highest count of the various modes is shown in the column entitled Extended Counter Range of Table 1. Control inputs Kb and Kc can be used to initiate and lock the counter in the "master preset" state. In this condition the flip-flops in the counterare preset in accordance with the jam in-puts and the counter remains in that state as long as Kb and Kc both remain low. The counter begins to count down from the preset state when a counting mode other than the master preset mode is selected.

The counter should always be put in themaster preset mode before the ÷5 mode isselected. Whenever the master preset mode is used, control signals Kb=0 and Kc=0 must be applied for at least 3 full clock pulses.

After the Master Preset Mode inputs havebeen changed to one of the \div modes, thenext positive-going clock transition changesan internal ftip-flop so that the countdowncan begin at the second positive-going clocktransition. Thus, after an MP (Master Preset)mode, there is always one extra count beforethe output goes high. Fig.1 illustrates a total count of 3.(\div 8 mode). If the MasterPreset mode is started two clockcycles orless before an output pulse, the output pulsewill appear at the time due. If the MasterPreset Mode is not used the counter jumpsback to the "JAM" count when the output pulse appears.

www.xinluda.com 1 / 15 Rev 1.0





A"1" on the Latch Enable input will causethe counter output to remain high once anoutput pulse occurs, and to remain in thehigh state until the latch input returns to"0". If the Latch Enable is "0", the outputpulse will remain high for only .1 cycle of the clock-input signal.

As illustrated in the sample applications, thisdevice is particularly advantageous in com.munication digital frequency synthesis (VHF,UHF, FM, AM,etc.)where programmabledivide-by-"N" counters are an integral part of the synthesizer phase-locked-loop sub-system. The XD4059 can also be used toperform the synthesizer "Fixed Divide-by-R"counting function. It is also useful in general-purpose counters for instrumentation func-tions such as totalizers, production counters,and "time out" timers.

2. FEATURES

- ynchronous Programmable ÷N Counter:N=3 to 9999 or 15,999
- Presettable down-counter
- Fulty static operation
- Mode-select cantrol of initial decade: counting function (÷ 10,8,5,4,2)
- T²L drive capability
- Master preset initialization
- Latchable ÷N output
- Quiescent current specified to 15 volts
- Max. input leakage current of 1 μA at 15 volts, full package-temperature range
- 1 volt noise margin, full package.temperature range
- 5-V and 10-V parametric ratings



3. APPLICATIONS

- Communications digital frequency, synthesizers: VHF, UHF, FM, AM, etc.
- Fixed or programmable frequency division
- "Time out" timer for consumer-appli-cation industrial controls

4. MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})

Voltages referenced to Vss Terminal)-0.5V to +15V INPUT VOLTAGE RANGE, ALL INPUTS....-0.5V to V_{DD} +0.5V

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FORKAGE-TEMPERATURE RANGE......100mW

- OPERATING-TEMPERATURE RANGE (TA).....-0°C to +70°C
- STORAGE TEMPERATURE RANGE (Tstg).....-65°C to +150°C

www.xinluda.com 3 / 15 Rev 1.0



5. STATIC ELECTRICAL CHARACTERISTICS

	Conditions			Limits						
Characteristic	Vo	V _{IN}	V _{DD}	-0°	+70°	+25°			Units	
	(V)	(V)	(V)	-0		Min	Тур	Max		
Quiescent Device			5	10	700	_	0.02	10	μΑ	
Current,IL Max.			10	20	200	_	0.02	20		
Current, it iviax.			15	_	_	_	_	500		
Output Voltage:		0,5	5	0.05		_	0	0.05		
Low Level, VOL Max.		0,10	10	0.0)5	_	0	0.05	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
High Level,		0,5	5	4.9	95	4.95	5	_	V	
VOH Min.		0,10	10	9.9	95	9.95	10	_		
Noise Immunity:			5	1.	5	1.5	2.25	_	V	
Inputs Low,VNL Min.			10	3	3	3	4.5	_		
Inputs High,			5	1.	5	1	2.25	_		
VNH Min.			10	3	3	3	4.5	_		
Noise Margin:,	4.5		5	1					V	
Inputs Low, VNML Min	9		10	1						
Inputs High,	0.5		5	1						
VNMH Min.	1		10	1						
Output DriveCurrent:	0.4		5	2.3	1.6	2	4	_		
N-Channel(Sink) I _D N Min.	0.5		10	4.7	3.3	4	9	_		
D. Channel (Canada)	2.5		5	-1.8	-1.3	-1.6	-3.2	_	mA -	
P-Channel (Source)	4.6		5	-0.45	-0.36	-0.4	-0.8	_		
I _D P Min.	9.5		10	-1	-0.75	-0.9	-1.8	_		
Input Leakage Current: (1) I _{IL} , I _{IH} Max.			15	±1			±10 ⁻⁵	±1	μΑ	

Note 1:Any Input

DYNAMIC ELECTRICAL CHARACTERISTICS AT T_A = 25 °C, C_L = 50 pF, Input t_r, t_f = 20 ns, R_L = 200 k Ω

CHARACTERIS	CONDITIONS	LIMITS	UNITS				
CHARACTERIS	VDD(V)	Min	Тур	Max	UNITS		
Dropagation Dolay Times t	5	_	180	360			
Propagation Delay Time; t _P	10	_	90	180	ns		
	t _{THL}	5	_	35	70		
Transition Times		10	_	20	40	ns	
Transition Time	t _{TLH}	5	_	100	200		
		10	_	50	100		
Maximum Clask Input From	5	1.5	3	_	MHZ		
Maximum Clock Input Freq	10	3	6	_			
Average Input Capacitance	_	_	5	_	pF		





6. OPERATING CONDITIONS AT TA =25°C(Unless otherwise specified)

For maximum reliability, nominal operating condi-tions should be selected so that operation is always within the following ranges.

Characteristic	VDD	MIN	MAX	UNITS
Supply VoltageRange	_	3	12	V
(over full temp.range)				V
Clock Dulco Width	5	200	_	nc
Clock Pulse Width	10	100	_	ns
Clask Innut Transport	5	_	1.5	NALL7
Clock Input 'Frequency	10	_	3	MHZ
Clock Innut Bise and Fall Time	5	_	15	
Clock Input Rise and Fall Time	10	_	5	μς

PROGRAM JAM INPUTS (BCD)





ALL INPUTS PROTECTED
BY CMOS PROTECTION NETWORK

Fig.1 - Functional block diagram.



MODESELECT FIRST COUNTING		LAST COUNTING			COUNTERRANGE					
	INPU1	Γ	SECTION			SECTION	DESIGN	EXTENDED		
			MODE	Can be		MODE	Can be			
l Va	l/h	V.	Divides	Preset	Jam ⁽¹⁾	Divides	Preset	Jam ⁽¹⁾	Max	Max
Ka	Ka Kb Kc by: to a		to a	inputs	by:	to a	inputs	IVIAX	IVIAX	
				max of:	used:		max of:	used		
1	1	1	2	1	J1	8	7	J2,J3,J4	15,999	17,331
0	1	1	4	3	J1,J2	4	3	J3,J4	15,999	18,663
1	0	1	5 ⁽³⁾	4	J1,J2,J3	2	1	J4	9,999	13,329
0	0	1	8	7	J1,J2,J3	2	1	J4	15,999	21,327
1	1	0	10	9	J1,J2,J3,J4	1	0	_	9,999	16,659
X	0	0						_	_	
			MASTER PRESET			MA	STER PRES	SET		

X = Don't Care

7. HOW TO PRESET THE XD4059 TO DESIRED÷N


The value N is determined as follows:

To calculate preset values for any N count, divide the N count by the Mode.

The resultant is the corresponding preset values of the 5th through 2nd decade with the remainder being equal to the 1st decade value.

Preset Value =
$$\frac{N}{\text{Mode}}$$
 (2)


Examples:




⁽¹⁾J1 = Least significant bit. J4 = Most significant bit.

⁽²⁾Operation in the +5mode (1st counting section) requiresgoing through the Master Preset mode prior to going into the ÷5 mode. At power turn-on, kc must be a logic "0" for a period of 3 input clock pulses after VDD reaches a minimum of 3 volts.





8. DIGITAL PHASE-LOCKED LOOP (PLL) FOR FM BAND SYNTHESIZER





8.1. Calculating Min & Max "N" Values:

Output Freq. Range (1o) = 98.8 to 118.6 MHz

Channel Spacing Freq. (fc) = 200 kHz

Division Factor (k)=40

Reference Freq. (fr) =
$$\frac{fc}{K} = \frac{200}{40}$$
 kHz = 5 kHz

fk =
$$\frac{\text{fo}}{40}$$
: fkMax = $\frac{118.6\text{MHz}}{40}$ = 2.965MHz; fkMin = $\frac{98.8\text{MHz}}{40}$ = 2.47MHz N = $\frac{\text{fo}}{\text{fc}}$


$$N_{Max} = \frac{118.6 MHz}{200 kHz} = 593$$
 $N_{Min} = \frac{98.8 MHz}{200 kHz} = 494$ $R = \frac{2.56 MHz}{5 kHz} = 512$

$$N_{\text{Min}} = \frac{98.8 \text{MHz}}{200 \text{kHz}} = 494$$

$$R = \frac{2.56 \text{MHz}}{5 \text{kHz}} = 512$$

8.2.÷N Counter Configuration for UHF - 220 to 400 MHz

Channel Spacing: 50kHz or 25kHZ



$$N_{\text{Max}} = \frac{400 \text{MHz}}{25 \text{kHz}} = 16000$$


$$N_{\text{Max}} = \frac{400 \text{MHz}}{50 \text{kHz}} = 8000$$

$$N_{Min} = \frac{220 MHz}{25 kHz} = 8800$$

$$N_{\text{Min}} = \frac{220 \text{MHz}}{50 \text{kHz}} = 4400$$

8.3.÷N Counter Configuration to VHF-116 MHz

Channel Spacing = 12.5 kHz



$$N_{\text{Max}} = \frac{160 \text{MHz}}{12.5 \text{kHz}} = 12800$$


$$N_{Min} = \frac{116MHz}{12.5kHz} = 9300$$

8 / 15 **Rev 1.0** www.xinluda.com




8.4.÷N Counter Configuration for VHF - 30 to 80 MHz

Channel Spacing:25kHz



8.5.÷N Counter Configuration for AM-995 to 2055 kHz

Channei Spacing =10 kHz



$$N_{\text{Max}} = \frac{2055 \text{MHz}}{10 \text{kHz}} = 205$$
 $N_{\text{Min}} = \frac{995 \text{MHz}}{10 \text{kHz}} = 99$

<u>www.xinluda.com</u> 9 / 15 Rev 1.0



9. "CASCADING" VIA OTHER COUNTERS

Fig. 2 shows a BCD-switch compatible ar-rangement suitable for \div 8 and \div 5 modes,which can be adapted, with slight changes,to the other divide-by-modes. In order to beable to preset to any number from three toabout 256,000,while preserving the BCD.switch compatible character of the jam inputs, a rather complex cascading scheme is required. Such a cascading scheme is neces.sary because the XD4059 can never be pre-set to a count less than 3 and logic is needed to detect the condition that one of the num.bers to be preset in the XD4059 is rather small. In order to simplify the detectionlogic, only that condition is detected wherethe jam inputs to terminals 6, 7, and 9 wouldbe low during one count. If such a conditionis detected, and if at least 1 is expected to be jammed into the MSB counter, the detectiontogic removes one from the number to be jammed into the MSB counter (with a place value of 2000 times the divide-by-mode) and jams the same 2000 into the XD4059 by forcing terminals 6, 7, and 9 high.

The general circuit in Fig.2 can be simplified considerably if the range of the cas. caded counters does not have to start at a very low value. Fig.3 shows an arrange. ment in the \div 4 mode, where the counting range extends in a BCD-switch compatible manner from 88,003 to 103,999. The arrangement shown in Fig.3 is easy to follow ;once during each cycle, the less significant digits are jammed in (14,712 in this case) and then 11,000 (4 x 2750) is jammed in eight times in succession, by forcing jam in- puts high or low, as required.

Numbers larger than the extended counterrange can also be produced by cascading the XD4059 with some other counting device. Fig.4 shows such an arrangement where only one fixed divide-by number is desired which is close to three times the extended counter range as shown in the last column of Table I.. .In Fig.4 the \div N subsystem is preset once to a number smaller than the desired divide-by number. This smaller number represents the less significant digits of the divide-by number. The subsystem is then preset one or more times to a round number (e.g.1000,2000) and multiplied by the number of the divide-by mode (\div 2 in the example of Fig.4). It is important that the second counting device has an output that is high or low, as the case may be, during only one of its counting states.






Fig.2 -BCD switch-compatible ÷N system of the most general kind.






Fig.3 - Division by 47,690 in ÷2 mode.




Fig.4 - Division by 47,690 in ÷2 mode.






Fig.5 - Quiescent device current test circuit.




Fig.6 - Noise immunity test circuit.




Fig.7 -- Power dissipation test circuit (oil ÷modes).




Fig.8 - Input leakage current test circuit.






Fig.9 -XD4059 mode 5 power on maste'r preset

For changing.from any mode other than mode 5(with power on), apply positive pulse to Cin. This circuit automatically selects master preset mode($K_b = 0$, $K_o = 0$) before going into the select conditions for mode 5 (K=1, $k_o = 0$, K=1). The selection of C1 and Cz is critica!C, is determined by the VDD voltage—the lower VDD's need larger C, 's. C_2 must be 0.1 μ F or larger.



10. ORDERING INFORMATION

Ordering Information

Part	Device	Package	Body size	Temperature	MSL	Transport	Package
Number	Marking	Type	(mm)	(°C)		Media	Quantity
XD4059	XD4059	DIP24	31.85*13.90	-0 to +70	MSL3	Tube 15	300

11. DIMENSIONAL DRAWINGS

