

1. DESCRIPTION

XD4059 standard "A"-Series types are divide-by-N down-counters that can be programmed to divide an input frequency by any number "N" from 3 to 15,999. The output signal is a pulse one clock-cycle wide occurring at a rate equal to the input frequency divided by N. This single output has TTL drive capability. The down-counter is preset by means of 16 jam inputs.

The three Mode-Select Inputs Ka, Kb, and Kc determine the modulus ('divide-by' number) of the first and last counting sections in accordance with the truth table shown in Table I. Every time the first (fastest) counting section goes through one cycle, it reduces by 1 the number that has been preset (jammed) into the three decades of the intermediate counting section and into the last counting section, which consists of flip-flops that are not needed for operating the first counting section. For example, in the $\div 2$ mode, only one flip-flop is needed in the first counting section. Therefore the last counting section has three flip-flops that can be preset to a maximum count of seven with a place value of thousands. If $\div 10$ is desired for the first section, Ka is set to 1, Kb to 1, and Kc to 0. Jam Inputs J1, J2, J3, and J4 are used to preset the first counting section and there is no last counting section. The intermediate counting section consists of three cascaded BCD decade ($\div 10$) counters presettable by means of Jam Inputs J5 through J16.

The Mode-Select Inputs permit frequency synthesizer channel separations of 10, 12.5, 20, 25, or 50 parts. These inputs set the maximum value of N at 9999 (when the first counting section divides by 5 or 10) or 15,999 (when the first counting section divides by 8, 4, or 2).


The three decades of the intermediate counting section can be preset to a binary 15 instead of a binary 9, while their place values are still 1, 10, and 100, multiplied by the number of the $\div N$ mode. For example, in the $\div 8$ mode, the number from which counting-down begins can be preset to:

3rd decade: 1500, 2nd decade: 150, 1st decade: 15, Last counting section 1000

The total of these numbers (2665) times 8 equals 21,320. The first counting section can be preset to 7. Therefore, 21,327 is the maximum possible count in the $\div 8$ mode. The highest count of the various modes is shown in the column entitled Extended Counter Range of Table 1. Control inputs Kb and Kc can be used to initiate and lock the counter in the "master preset" state. In this condition the flip-flops in the counter are preset in accordance with the jam inputs and the counter remains in that state as long as Kb and Kc both remain low. The counter begins to count down from the preset state when a counting mode other than the master preset mode is selected.

The counter should always be put in the master preset mode before the $\div 5$ mode is selected. Whenever the master preset mode is used, control signals Kb=0 and Kc=0 must be applied for at least 3 full clock pulses.

After the Master Preset Mode inputs have been changed to one of the \div modes, the next positive-going clock transition changes an internal flip-flop so that the countdown can begin at the second positive-going clock transition. Thus, after an MP (Master Preset) mode, there is always one extra count before the output goes high. Fig. 1 illustrates a total count of 3 ($\div 8$ mode). If the Master Preset mode is started two clock cycles or less before an output pulse, the output pulse will appear at the time due. If the Master Preset Mode is not used the counter jumps back to the "JAM" count when the output pulse appears.



A "1" on the Latch Enable input will cause the counter output to remain high once an output pulse occurs, and to remain in the high state until the latch input returns to "0". If the Latch Enable is "0", the output pulse will remain high for only .1 cycle of the clock-input signal.

As illustrated in the sample applications, this device is particularly advantageous in communication digital frequency synthesis (VHF, UHF, FM, AM, etc.) where programmable divide-by-"N" counters are an integral part of the synthesizer phase-locked-loop sub-system. The XD4059 can also be used to perform the synthesizer "Fixed Divide-by-R" counting function. It is also useful in general-purpose counters for instrumentation functions such as totalizers, production counters, and "time out" timers.

2. FEATURES

- Synchronous Programmable $\div N$ Counter: $N=3$ to 9999 or 15,999
- Presettable down-counter
- Faulty static operation
- Mode-select control of initial decade: counting function ($\div 10, 8, 5, 4, 2$)
- T²L drive capability
- Master preset initialization
- Latchable $\div N$ output
- Quiescent current specified to 15 volts
- Max. input leakage current of 1 μA at 15 volts, full package-temperature range
- 1 volt noise margin, full package-temperature range
- 5-V and 10-V parametric ratings

3. APPLICATIONS

- Communications digital frequency,synthesizers: VHF, UHF, FM, AM,etc.
- Fixed or programmable frequency division
- "Time out" timer for consumer-appli-cation industrial controls

4. MAXIMUM RATINGS, Absolute-Maximum Values:

- DC SUPPLY-VOLTAGE RANGE,(V_{DD})
Voltages referenced to V_{SS} Terminal)-0.5V to +15V
INPUT VOLTAGE RANGE, ALL INPUTS.....-0.5V to $V_{DD}+0.5V$
- DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FORKAGE-TEMPERATURE RANGE.....100mW
- OPERATING-TEMPERATURE RANGE (T_A).....-0°C to +70°C
- STORAGE TEMPERATURE RANGE (T_{stg}).....-65°C to +150°C

5. STATIC ELECTRICAL CHARACTERISTICS

Characteristic	Conditions			Limits					Units
	V _O (V)	V _{IN} (V)	V _{DD} (V)	-0°	+70°	+25°			
						Min	Typ	Max	
Quiescent Device Current, I _L Max.			5	10	700	—	0.02	10	μA
			10	20	200	—	0.02	20	
			15	—	—	—	—	500	
Output Voltage: Low Level, V _{OL} Max.		0,5	5	0.05		—	0	0.05	V
		0,10	10	0.05		—	0	0.05	
High Level, V _{OH} Min.		0,5	5	4.95		4.95	5	—	
		0,10	10	9.95		9.95	10	—	
Noise Immunity: Inputs Low, V _{NL} Min.			5	1.5		1.5	2.25	—	V
			10	3		3	4.5	—	
Inputs High, V _{NH} Min.			5	1.5		1	2.25	—	
			10	3		3	4.5	—	
Noise Margin:, Inputs Low, V _{NML} Min..	4.5		5	1					V
	9		10	1					
Inputs High, V _{NMH} Min.	0.5		5	1					
	1		10	1					
Output Drive Current: N-Channel (Sink) I _{DN} Min.	0.4		5	2.3	1.6	2	4	—	mA
	0.5		10	4.7	3.3	4	9	—	
P-Channel (Source) I _{DP} Min.	2.5		5	-1.8	-1.3	-1.6	-3.2	—	
	4.6		5	-0.45	-0.36	-0.4	-0.8	—	
	9.5		10	-1	-0.75	-0.9	-1.8	—	
Input Leakage Current: ⁽¹⁾ I _{IL} , I _{IH} Max.			15	±1			±10 ⁻⁵	±1	μA

Note 1: Any Input


 DYNAMIC ELECTRICAL CHARACTERISTICS AT T_A = 25°C, C_L = 50 pF, Input t_r, t_f = 20 ns, R_L = 200kΩ

CHARACTERISTIC		CONDITIONS VDD(V)	LIMITS ALL PACKAGES			UNITS
			Min	Typ	Max	
Propagation Delay Time; t _{PHL} ,t _{PLH}		5	—	180	360	ns
		10	—	90	180	
Transition Time	t _{THL}	5	—	35	70	ns
		10	—	20	40	
	t _{TLH}	5	—	100	200	
		10	—	50	100	
Maximum Clock Input Frequency, f _{CL}		5	1.5	3	—	MHZ
		10	3	6	—	
Average Input Capacitance, CI (any input)		—	—	5	—	pF

6. OPERATING CONDITIONS AT TA =25°C(Unless otherwise specified)

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

Characteristic	VDD	MIN	MAX	UNITS
Supply Voltage Range (over full temp.range)	—	3	12	V
Clock Pulse Width	5 10	200 100	— —	ns
Clock Input Frequency	5 10	— —	1.5 3	MHZ
Clock Input Rise and Fall Time	5 10	— —	15 5	μs



MODESELECT INPUT			FIRST COUNTING SECTION			LAST COUNTING SECTION			COUNTERRANGE	
Ka	Kb	Kc	MODE	Can be Preset to a max of:	Jam ⁽¹⁾ inputs used:	MODE	Can be Preset to a max of:	Jam ⁽¹⁾ inputs used:	DESIGN	EXTENDED
			Divides by:			Divides by:			Max	Max
1	1	1	2	1	J1	8	7	J2,J3,J4	15,999	17,331
0	1	1	4	3	J1,J2	4	3	J3,J4	15,999	18,663
1	0	1	5 ⁽³⁾	4	J1,J2,J3	2	1	J4	9,999	13,329
0	0	1	8	7	J1,J2,J3	2	1	J4	15,999	21,327
1	1	0	10	9	J1,J2,J3,J4	1	0	—	9,999	16,659
X	0	0	MASTER PRESET			MASTER PRESET			—	—

X = Don't Care

(1)J1 = Least significant bit. J4 = Most significant bit.

(2)Operation in the +5mode (1st counting section) requiresgoing through the Master Preset mode prior to going into the ÷5 mode. At power turn-on, kc must be a logic "0" for a period of 3 input clock pulses after VDD reaches a minimum of 3 volts.

7. HOW TO PRESET THE XD4059 TO DESIRED÷N

The value N is determined as follows:

$$N = [\text{MODE} *] [1000 \times \text{Decade 5 Preset} + 100 \times \text{Decade 4 Preset} + 10 \times \text{Decade 3 Preset} + 1 \times \text{Decade 2 Preset} + \text{Decade 1 Preset}] \quad (1)$$

*MODE= First counting section divider (10, 8, 5, 4 or 2)


To calculate preset values for any N count, divide the N count by the Mode.

The resultant is the corresponding preset values of the 5th through 2nd decade with the remainder being equal to the 1st decade value.

$$\text{Preset Value} = \frac{N}{\text{Mode}} \quad (2)$$

Examples:

A) N = 8479, Mode = 5



MODE SELECT = 5

Ka Kb Kc
1 0 1

PROGRAM JAM INPUTS (BCD)

4				1	5				9				6			
J1	J2	J3	J4		J5	J6	J7	J8	J9	J10	J11	J12	J13	J14	J15	J16
0	0	1	1		1	0	1	0	1	0	0	1	0	1	1	0


To verify the results use equation 1 :

$$N = 5 (1000 \times 1 + 100 \times 6 + 10 \times 9 + 1 \times 5) + 4$$

$$N = 8479$$

MODE SELECT = 8

B) N = 12382, Mode = 8



Ka Kb Kc
0 0 1

PROGRAM JAM INPUTS															
6				1				7				4			
J1	J2	J3	J4	J5	J6	J7	J8	J9	J10	J11	J12	J13	J14	J15	J16
0	1	1	1	1	1	1	0	0	0	1	0	1	0	1	0

To verify:

$$N = 8 (1000 \times 1 + 100 \times 5 + 10 \times 4 + 1 \times 7) + 6$$

$$N = 12382$$

MODE SELECT = 10

C) $N = 8479$, Mode = 10

$$\begin{array}{r} 0847 + 9 \\ 10 \overline{) 8479} \end{array}$$

Ka Kb Kc
1 1 0


PROGRAM JAM INPUTS															
9				7				4				8			
J1	J2	J3	J4	J5	J6	J7	J8	J9	J10	J11	J12	J13	J14	J15	J16
1	0	0	1	1	1	1	0	0	0	1	0	0	0	0	1

To Verify:

$$N = 10 (1000 \times 0 + 100 \times 8 + 10 \times 4 + 1 \times 7) + 9$$

$$N = 8479$$

8. DIGITAL PHASE-LOCKED LOOP (PLL) FOR FM BAND SYNTHESIZER



8.1. Calculating Min & Max "N" Values :

Output Freq. Range (fo) = 98.8 to 118.6 MHz

Channel Spacing Freq. (fc) = 200 kHz


Division Factor (k)=40 Reference Freq. (fr) = $\frac{f_c}{K} = \frac{200}{40} \text{ kHz} = 5 \text{ kHz}$

$$fk = \frac{f_o}{40} : fk_{\text{Max}} = \frac{118.6\text{MHz}}{40} = 2.965\text{MHz}; fk_{\text{Min}} = \frac{98.8\text{MHz}}{40} = 2.47\text{MHz} \quad N = \frac{f_o}{f_c}$$

$$N_{\text{Max}} = \frac{118.6\text{MHz}}{200\text{kHz}} = 593 \quad N_{\text{Min}} = \frac{98.8\text{MHz}}{200\text{kHz}} = 494 \quad R = \frac{2.56\text{MHz}}{5\text{kHz}} = 512$$

8.2. ÷N Counter Configuration for UHF - 220 to 400 MHz

Channel Spacing : 50kHz or 25kHz



$$N_{\text{Max}} = \frac{400\text{MHz}}{25\text{kHz}} = 16000$$


$$N_{\text{Max}} = \frac{400\text{MHz}}{50\text{kHz}} = 8000$$

$$N_{\text{Min}} = \frac{220\text{MHz}}{25\text{kHz}} = 8800$$

$$N_{\text{Min}} = \frac{220\text{MHz}}{50\text{kHz}} = 4400$$

8.3. ÷N Counter Configuration to VHF-116 MHz

Channel Spacing = 12.5 kHz




$$N_{\text{Max}} = \frac{160\text{MHz}}{12.5\text{kHz}} = 12800$$

$$N_{\text{Min}} = \frac{116\text{MHz}}{12.5\text{kHz}} = 9300$$

8.4. ÷N Counter Configuration for VHF - 30 to 80 MHz

Channel Spacing: 25kHz




$$N_{\text{Max}} = \frac{80\text{MHz}}{25\text{kHz}} = 3200$$

$$N_{\text{Min}} = \frac{30\text{MHz}}{25\text{kHz}} = 1200$$

8.5. ÷N Counter Configuration for AM-995 to 2055 kHz

Channel Spacing = 10 kHz



$$N_{\text{Max}} = \frac{2055\text{MHz}}{10\text{kHz}} = 205$$

$$N_{\text{Min}} = \frac{995\text{MHz}}{10\text{kHz}} = 99$$

9. "CASCADING" VIA OTHER COUNTERS

Fig. 2 shows a BCD-switch compatible arrangement suitable for $\div 8$ and $\div 5$ modes, which can be adapted, with slight changes, to the other divide-by-modes. In order to be able to preset to any number from three to about 256,000, while preserving the BCD-switch compatible character of the jam inputs, a rather complex cascading scheme is required. Such a cascading scheme is necessary because the XD4059 can never be pre-set to a count less than 3 and logic is needed to detect the condition that one of the numbers to be preset in the XD4059 is rather small. In order to simplify the detection logic, only that condition is detected where the jam inputs to terminals 6, 7, and 9 would be low during one count. If such a condition is detected, and if at least 1 is expected to be jammed into the MSB counter, the detection logic removes one from the number to be jammed into the MSB counter (with a place value of 2000 times the divide-by-mode) and jams the same 2000 into the XD4059 by forcing terminals 6, 7, and 9 high.

The general circuit in Fig. 2 can be simplified considerably if the range of the cascaded counters does not have to start at a very low value. Fig. 3 shows an arrangement in the $\div 4$ mode, where the counting range extends in a BCD-switch compatible manner from 88,003 to 103,999. The arrangement shown in Fig. 3 is easy to follow; once during each cycle, the less significant digits are jammed in (14,712 in this case) and then 11,000 (4×2750) is jammed in eight times in succession, by forcing jam inputs high or low, as required.

Numbers larger than the extended counter range can also be produced by cascading the XD4059 with some other counting device. Fig. 4 shows such an arrangement where only one fixed divide-by number is desired which is close to three times the extended counter range as shown in the last column of Table I. In Fig. 4 the $\div N$ subsystem is preset once to a number smaller than the desired divide-by number. This smaller number represents the less significant digits of the divide-by number. The subsystem is then preset one or more times to a round number (e.g. 1000, 2000) and multiplied by the number of the divide-by mode ($\div 2$ in the example of Fig. 4). It is important that the second counting device has an output that is high or low, as the case may be, during only one of its counting states.




Fig.2 -BCD switch-compatible ÷N system of the most general kind.




Fig.3 - Division by 47,690 in $\div 2$ mode.




Fig.4 - Division by 47,690 in $\div 2$ mode.




Fig.5 - Quiescent device current test circuit.




Fig.6 - Noise immunity test circuit.




Fig.7 -- Power dissipation test circuit (oil ÷ modes).




Fig.8 - Input leakage current test circuit.




Fig.9 -XD4059 mode 5 power on master preset


For changing from any mode other than mode 5 (with power on), apply positive pulse to C_{in} . This circuit automatically selects master preset mode ($K_b = 0, K_o = 0$) before going into the select conditions for mode 5 ($K = 1, k_o = 0, K = 1$). The selection of C_1 and C_2 is critical. C_1 is determined by the V_{DD} voltage--the lower V_{DD} 's need larger C_1 's. C_2 must be 0.1 μF or larger.

10. ORDERING INFORMATION

Ordering Information

Part Number	Device Marking	Package Type	Body size (mm)	Temperature (°C)	MSL	Transport Media	Package Quantity
XD4059	XD4059	DIP24	31.85*13.90	-0 to +70	MSL3	Tube 15	300

11. DIMENSIONAL DRAWINGS



[if you need help contact us. Xinluda reserves the right to change the above information without prior notice]