

The Future of Analog IC Technology

DESCRIPTION

The MPQ4431 is a frequency-programmable (350kHz to 2.5MHz), synchronous, step-down switching regulator with integrated, internal, high-side and low-side power MOSFETs. It provides up to 1A of highly efficient output current with current mode control for fast loop response.

The wide 3.3V to 36V input range accommodates a variety of step-down applications in automotive input environments and is ideal for batterypowered applications due to its extremely low quiescent current.

The MPQ4431 employs advanced asynchronous mode (AAM), which helps achieve high efficiency in light-load condition by scaling down the switching frequency to reduce switching and gate driving losses.

Standard features include soft start (SS), external clock synchronization, enable (EN) control, and a power good (PG) indicator. Highduty cycle and low dropout mode are provided for automotive cold-crank condition.

Over-current protection (OCP) with valleycurrent detection is employed to prevent the inductor current from running away. Hiccup mode reduces the average current in shortcircuit condition greatly. Thermal shutdown provides reliable and fault-tolerant operation.

The MPQ4431 is available in a QFN-16 (3mmx4mm) package.

MPQ4431 36V, 1A, Low Quiescent Current, Synchronous, Step-Down Converter AEC-Q100 Qualified

FEATURES

- Wide 3.3V to 36V Operating Input Range
- 1A Continuous Output Current
- 1µA Low Shutdown Mode Current
- 10µA Sleep Mode Quiescent Current
- Internal 90m Ω High-Side and 80m Ω Low-Side MOSFETs
- 350kHz to 2.5MHz Programmable Switching Frequency
- Fixed Output Options: 3.3V, 3.8V, 5V
- Synchronize to External Clock
- Selectable In-Phase or 180° Out-of-Phase
- Power Good (PG) Indicator
- Programmable Soft-Start (SS) Time
- 80ns Minimum On Time
- Selectable Forced CCM or AAM
- Low Dropout Mode
- Over-Current Protection (OCP) with Valley-Current Detection and Hiccup
- Available in a QFN-16 (3mmx4mm) Package
- Available with Wettable Flank
- AEC-Q100 Grade-1

APPLICATIONS

- Automotive Systems
- Industrial Power Systems

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION



www.MonolithicPower.com

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved.



ORDERING INFORMATION

Part Number*	Package	Top Marking
MPQ4431GL		
MPQ4431GL-AEC1		
MPQ4431GLE-AEC1**	QFN-16 (3mmx4mm)	See Below
MPQ4431GLE-33-AEC1***		
MPQ4431GLE-5-AEC1***		

* For Tape & Reel, add suffix –Z (e.g. MPQ4431GL–Z) ** Wettable flank

***Under Qualification, wettable flank

TOP MARKING (MPQ4431GL & MPQ4431GL-AEC1)

MPYW 4431 LLL

MP: MPS prefix Y: Year code W: Week code 4431: First four digits of the part number LLL: Lot number

TOP MARKING (MPQ4431GLE-AEC1)

MPYW 4431 LLL E

MP: MPS prefix Y: Year code W: Week code 4431: First four digits of the part number LLL: Lot number E: Wettable lead flank



TOP MARKING (MPQ4431GLE-33-AEC1) <u>MPYW</u> 4431 LLL

E33

MP: MPS prefix Y: Year code W: Week code 4431: First four digits of the part number LLL: Lot number E: Wettable lead flank 33: 3.3V fixed output

TOP MARKING (MPQ4431GLE-5-AEC1) <u>MPYW</u>

4431 LLL

E5

MP: MPS prefix Y: Year code W: Week code 4431: First four digits of the part number LLL: Lot number E: Wettable lead flank 5: 5V fixed output





PACKAGE REFERENCE

Recommended Operating Conditions

.....-40°C to +125°C

- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J(MAX), the junction-to-ambient thermal resistance θ_{JA}, and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D(MAX)=(T_J(MAX)-T_A)/ θ_{JA}. Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) Mission profiles requiring operation above 125°C T $_{\rm J}$ may be supported; contact MPS for details.
- 4) Measured on JESD51-7, 4-layer PCB.
- 5) Measured on EV4431-L-00A, 6.35cm* 6.35cm size, 2oz, 4-layer PCB.



ELECTRICAL CHARACTERISTICS

VIN = 12V, V_{EN} = 2V, T_J = -40°C to +125°C, unless otherwise noted. Typical values at T_J = +25°C.

Parameter	Symbol	Condition	Min	Тур	Мах	Units
VIN quiescent current	lα	V_{FB} = 0.85V, no load, no switching, T _J = +25°C		10	18	μA
vin quescent current		V _{FB} = 0.85V, no load, no switching,			25	μA
VIN shutdown current	I _{SHDN}	V _{EN} = 0V		1	5	μA
VIN under-voltage lockout threshold rising	INUVRISING		2.4	2.8	3.2	V
VIN under-voltage lockout threshold hysteresis	INUV _{HYS}			150		mV
Feedback reference voltage	V _{REF}		784	800	816	mV
		T _J = 25°C	792	800	808	mV
	Fsw	R_{FREQ} = 180k Ω or from sync clock	400	475	550	kHz
Switching frequency		R_{FREQ} = 82k Ω or from sync clock	850	1000	1150	kHz
		R_{FREQ} = 27k Ω or from sync clock	2250	2500	2750	kHz
Minimum on time ⁽⁶⁾	Ton_min			80		ns
SYNC input low voltage	VSYNC_LOW				0.4	V
SYNC input high voltage	V _{SYNC_HIGH}		1.8			V
Current limit	ILIMIT_HS	Duty cycle = 40%	2.1	2.5	2.9	Α
Low-side valley current limit	Ilimit_ls	V _{OUT} = 3.3V, L = 4.7µH	1.1	1.35	1.6	А
ZCD current	Izcd			50		mA
Reverse current limit	ILIMIT_REVERSE			1.5		А
Switch leakage current	Isw_lkg			0.01	1	μA
HS switch on resistance	Ron_Hs	V _{BST} - V _{SW} = 5V		90	155	mΩ
LS switch on resistance	RON_LS			80	145	mΩ
Soft-start current	Iss	V _{SS} = 0.8V	5	10	15	μA
EN rising threshold	VEN_RISING		0.9	1.05	1.2	V
EN threshold hysteresis	V _{EN_HYS}			120		mV
	PGRISING	V _{FB} rising	85	90	95	%
PG rising threshold (V _{FB} /V _{REF})		V _{FB} falling	105	110	115	
	PG _{FALLING}	V _{FB} falling	79	84	89	%
PG falling threshold (V _{FB} /V _{REF})		V _{FB} rising	113.5	118.5	123.5	%
	TPG_DEGLITCH	PG from low to high		30		μs
PG deglitch timer		PG from high to low		50		μs
PG output voltage low	V _{PG_LOW}	I _{SINK} = 2mA		0.2	0.4	V
VCC regulator	Vcc		1	5		V
VCC load regulation		Icc = 5mA	1		3	%
Thermal shutdown ⁽⁶⁾	T _{SD}			170		°C
Thermal shutdown hysteresis	T _{SD_HYS}		1	20		°C

NOTE:

6) Not tested in production, guaranteed by design and characterization.

www.MonolithicPower.com

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved.



TYPICAL CHARACTERISTICS





















MPQ4431 Rev. 1.02 10/31/2019 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved.





MPQ4431 Rev. 1.02 10/31/2019 www.MonolithicPower.com

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved.



TYPICAL PERFORMANCE CHARACTERISTICS

VIN = 12V, V_{OUT} = 5V, Io= 1A, L = 4.7 μ H, F_{SW} = 450kHz, with EMI filters, T_A = +25°C, unless otherwise noted. ⁽⁷⁾

CISPR25 Class 5 Peak Conducted Emissions 150kHz -108MHz



CISPR25 Class 5 Peak Radiated Emissions 150kHz-30MHz



CISPR25 Class 5 Peak Radiated Emissions Horizontal, 30MHz-200MHz



CISPR25 Class 5 Average Conducted Emissions 150kHz - 108MHz



CISPR25 Class 5 Average Radiated Emissions 150kHz-30MHz



CISPR25 Class 5 Average Radiated Emissions Horizontal, 30MHz-200MHz





TYPICAL PERFORMANCE CHARACTERISTICS (continued)

VIN = 12V, V_{OUT} = 5V, Io= 1A, L = 4.7µH, F_{SW} = 450kHz, with EMI filters, T_A = +25°C, unless otherwise noted.⁽⁷⁾

CISPR25 Class 5 Peak Radiated Emissions Vertical, 30MHz-200MHz



CISPR25 Class 5 Peak Radiated Emissions Horizontal, 200MHz-1GHz



CISPR25 Class 5 Peak Radiated Emissions Vertical, 200MHz-1GHz



CISPR25 Class 5 Average Radiated Emissions Vertical, 30MHz-200MHz



CISPR25 Class 5 Average Radiated Emissions Horizontal,200MHz-1GHz



CISPR25 Class 5 Average Radiated Emissions Vertical,200MHz-1GHz



NOTE:

7) The EMC test results are based on the application circuit with EMI filters as shown in Figure 17.

MPQ4431 Rev. 1.02 10/31/2019 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved.





Line Regulation

Load Regulation



MPS.



MPQ4431 Rev. 1.02 10/31/2019 www.MonolithicPower.com

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved.

MPS.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

VIN= 12V, V_{OUT} = 3.3V, L= 10µH, F_{sw} = 500kHz, AAM, T_A = +25°C, unless otherwise noted.







V_{SW} 5V/div. IL 200mA/div. 400µs/div







MPQ4431 Rev. 1.02 10/31/2019

www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved.



MPQ4431 - 36V, 1A, LOW IQ, SYNC, STEP-DOWN CONVERTER, AEC-Q100

TYPICAL PERFORMANCE CHARACTERISTICS (continued) VIN= 12V, V_{OUT}= 3.3V, L= 10µH, F_{sw}= 500kHz, AAM, T_A= +25°C, unless otherwise noted. Shutdown through EN Shutdown through EN **SCP Entry** I_{OUT}=0A I_{OUT}=1A IOUT=0A to Short Circuit V_{EN} 2V/div. V_{EN} 2V/div. VOUT 2V/div. V_{PG} 5V/div. V_{OUT} 2V/div. V_{OUT} 2V/div. ا 1A/div. V_{SW} 5V/div. 2A/div. V_{SW} 10V/div. V_{SW} 10V/div. 500mA/div. 200ms/div. 100µs/div. 2ms/div. **SCP Steady State SCP Entry SCP Recovery** I_{OUT}=1A to Short Circuit Short Circuit to IOUT=0A V_{OUT} 2V/div. V_{OUT} 2V/div. VOUT 2V/div. V_{PG} V_{PG} 5V/div. 5V/div. V_{PG} 5V/div. أسبب أسبب المساحد ممرما وماروم I_L 2A/div. 2A/div. 2A/div. V_{SW} 10V/div. V_{SW} 10V/div. V_{SW} 10V/div. 2ms/div 1ms/div 2ms/div **SCP Recovery** SYNC Operation (In-Phase) **SYNC Operation** Short Circuit to IOUT=1A Drive PHASE High, IOUT=1A (180° Out-of-Phase) Drive PHASE Low, I_{OUT}=1A V_{OUT} 2V/div. V_{SYNC} 2V/div. VOUT V_{OUT} 2V/div. 2V/div V_{SYNC} 2V/div V_{PG} 5V/div. 1A/div ا 2A/div. 1A/div. V_{SW} 5V/div. V_{SW} 5V/div

MPQ4431 Rev. 1.02 10/31/2019

2ms/div

V_{SW} 10V/div.

www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved.

1µs/div

1µs/div

















www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved.



PIN FUNCTIONS

Pin #	Na	ame	Description		
1	PH	ASE	Selectable in-phase or 180° out-of-phase of SYNC input. Drive PHASE high to be in phase. Drive PHASE low to be 180° out-of-phase. Recommend to connect this pir to GND if not used.		
2	V	/IN	Input supply. VIN supplies power to all of the internal control circuitries and the power switch connected to SW. A decoupling capacitor to ground must be placed close to VIN t minimize switching spikes.		
3, 10	S	SW	Switch node. SW is the output of the internal power switch. Pin 3 and Pin 10 are internat connected.		
4, 9	PG	GND	Power ground. PGND is the reference ground of the power device and requires careful consideration during PCB layout. For best results, connect PGND with copper pours and vias.		
5	E	EN	Enable. Pull EN below the specified threshold to shut the chip down. Pull EN above the specified threshold to enable the chip.		
6	SY	/NC	Synchronize. Apply a 350kHz to 2.5MHz clock signal to SYNC to synchronize the internal oscillator frequency to the external clock. The external clock should be at least 250kHz larger than the R _{FREQ} set frequency. SYNC can also be used to select forced continuous conduction mode (CCM) or advanced asynchronous mode (AAM). Before the chip starts up, drive SYNC low or leave SYNC floating to choose AAM, and drive SYNC high to external power source or pull up SYNC to VCC directly to set the part forced CCM mode.		
7	F	۶G	Power good indicator. The output of PG is an open drain and goes high if the output voltage is within ±10% of the nominal voltage. Float PG if not used.		
8	BI	IAS	External power supply for the internal regulator. Connect BIAS to an external power supply ($5V \le V_{BIAS} \le 18V$) to reduce power dissipation and increase efficiency. Float BIAS or connect BIAS to ground if not used.		
11	В	ST	Bootstrap. BST is the positive power supply for the high-side MOSFET driver connected to SW. Connect a bypass capacitor between BST and SW.		
12	VCC		Internal bias supply. VCC supplies power to the internal control circuit and gate drivers. A $\geq 1\mu F$ decoupling capacitor to ground is required close to VCC.		
13	AGND		Analog ground. AGND is the reference ground of the logic circuit.		
14	14 SS		Optional external soft-start time setting. Connect an external capacitor between this pi and GND to set soft-start time externally. The MPQ4431 sources 10µA from SS to the sof start capacitor during start-up. As the SS voltage rises, the feedback threshold voltag increases to limit inrush current during start-up. Floating the pin will activate the interna 0.7ms soft-start setting.		
15	FB	VOUT	Feedback input for output adjustable version. Connect FB to the tap of an external resistor divider from the output to AGND to set the output voltage. The feedback threshold voltage is 0.8V. Place the resistor divider as close to FB as possible. Avoid placing vias on the FB traces. Regulated output voltage for fixed output version. Connect VOUT pin to the output directly.		
16	FF	REQ	Switching frequency program. Connect a resistor from FREQ to ground to set the switching frequency.		

MPS

BLOCK DIAGRAM



Figure 1-2: Functional Block Diagram of Fixed Output Version

MPQ4431 Rev. 1.02 10/31/2019 mps.

MPQ4431 - 36V, 1A, LOW IQ, SYNC, STEP-DOWN CONVERTER, AEC-Q100

TIMING SEQUENCE







OPERATION

The MPQ4431 is a high-frequency, synchronous, rectified, step-down, switch-mode converter with integrated, internal, high-side and low-side power MOSFETs. The MPQ4431 offers a very compact solution that achieves 1A of continuous output current with excellent load and line regulation over a wide 3.3V to 36V input supply range.

The MPQ4431 features a switching frequency programmable from 350kHz to 2.5MHz, external soft start, power good indication, and precision current limit. Its very low operational quiescent current makes it suitable for battery-powered applications.

Pulse-Width Modulation (PWM) Control

At moderate to high output current, the MPQ4431 operates in a fixed-frequency, peakcurrent-control mode to regulate the output voltage. An internal clock initiates a pulse-width modulation (PWM) cycle. At the rising edge of the clock, the high-side power MOSFET (HS-FET) is turned on, and the inductor current rises linearly to provide energy to the load. The HS-FET remains on until its current reaches the value set by the COMP voltage (V_{COMP}), which is the output of the internal error amplifier. If the current in the HS-FET does not reach V_{COMP} in one PWM period, the HS-FET remains on, saving a turn-off operation.

When the HS-FET is off, it remains off until the next clock cycle begins. The low-side MOSFET (LS-FET) is turned on immediately while the inductor current flows through it.

To prevent shoot-through, a dead time is inserted to prevent the HS-FET and LS-FET from being on at the same time. For each turnon and -off in a switching cycle, the HS-FET turns on or off with a minimum on and off time limit.

Forced CCM and AAM

The MPQ4431 has selectable forced continuous conduction mode (CCM) and advanced asynchronous mode (AAM) (see Figure 3). Driving SYNC higher than its specified threshold (1.8V) before the chip starts up forces the device into CCM with a fixed frequency, regardless of the output load current.

Connect SYNC to VCC if there is no additional power supply available to pull SYNC high before the chip starts up.

Once the device is in CCM, the pull-up at SYNC can be removed, and SYNC can be used to synchronize switching. The advantage of CCM is the controllable frequency and smaller output ripple, but it also has low efficiency at light load.

Driving SYNC below its specified threshold (0.4V) or leaving SYNC floating before the chip starts up enables AAM power-save mode. The MPQ4431 first enters non-synchronous operation for as long as the inductor current approaches zero at light load. If the load is further decreased or is at no load, then V_{COMP} is below the internally set AAM value (V_{AAM}). The MPQ4431 then enters sleep mode, which consumes very low quiescent current to further improve light-load efficiency.

In sleep mode, the internal clock is blocked first, so the MPQ4431 skips some pulses. Since the FB voltage (V_{FB}) is lower than the internal 0.8V reference (V_{REF}) at this time, V_{COMP} ramps up until it crosses over V_{AAM} . Then the internal clock is reset and the crossover time is taken as the benchmark of the next clock. This control scheme helps achieve high efficiency by scaling down the frequency to reduce the switching and gate driver losses during light-load or no-load conditions.

When the output current increases from lightload condition, V_{COMP} becomes larger, and the switching frequency increases. If the DC value of V_{COMP} exceeds V_{AAM} , the operation mode resumes discontinuous conduction mode (DCM) or CCM, which have a constant switching frequency.



Figure 3 : Forced CCM and AAM



Error Amplifier (EA)

The error amplifier (EA) compares V_{FB} with V_{REF} and outputs a current proportional to the difference between the two. This output current then charges or discharges the internal compensation network to form V_{COMP} , which controls the power MOSFET current. The optimized internal compensation network minimizes the external component count and simplifies the control loop design.

Internal Regulator and BIAS

Most of the internal circuitry is powered on by the 5V internal regulator. This regulator takes the VIN input and operates in the full VIN range. When VIN exceeds 5V, the output of the regulator is in full regulation. When VIN falls below 5V, the output decreases following VIN. A decoupling ceramic capacitor $\geq 1\mu$ F is needed close to VCC.

For better thermal performance, connect BIAS to an external power supply between 5V and 18V. The BIAS supply overrides VIN to power the internal regulator. Using the BIAS supply allows VCC to be derived from a high-efficiency external source, such as V_{OUT} . Float BIAS or connect BIAS to ground if it is not being used.

Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) protects the chip from operating at an insufficient supply voltage. The UVLO comparator monitors the output voltage of the internal regulator (VCC). The UVLO rising threshold is about 2.8V with a 150mV hysteresis.

Enable (EN) Control

EN is a digital control pin that turns the regulator on and off. When EN is pulled below its threshold voltage, the chip is put into the lowest shutdown current mode. Pulling EN above its threshold voltage turns on the part. Do not float EN.

Power Good (PG) Indicator

The MPQ4431 has a power good (PG) indicator. PG is the open drain of a MOSFET and should be connected to VCC or another voltage source through a resistor (e.g.: $100k\Omega$). In the presence of an input voltage, the MOSFET turns on so that PG is pulled low before SS is ready. When the regulator output is within $\pm 10\%$ of its nominal output, the PG output is pulled high after a delay, typically 30μ s. When the output voltage moves outside of this range with a hysteresis, the PG output is pulled low with a 50 μ s delay to indicate a failure output status.

Programmable Frequency

The oscillating frequency of the MPQ4431 can be programmed either by an external frequency resistor (R_{FREQ}) or by a logic level synchronous clock. The frequency resistor should be located between FREQ and ground as close as to the device as possible.

The value of R_{FREQ} can be estimated with Equation (1):

$$R_{FREQ}(k\Omega) = \frac{170000}{f_{SW}^{1.11}(kHz)}$$
(1)

The calculated resistance may need fine-tuning during the bench test.

FREQ is not allowed to be floated, even if an external SYNC clock is added.

SYNC and PHASE

The internal oscillator frequency can be synchronized to an external clock ranging from 350kHz up to 2.5MHz through SYNC. The external clock should be at least 250kHz larger than the R_{FREQ} set frequency. Ensure that the high amplitude of the SYNC clock is higher than 1.8V, and the low amplitude is lower than 0.4V. There is no pulse width requirement, but there is always parasitic capacitance of the pad, so if the pulse width is too short, a clear rising and falling edge may not be seen due to the parasitic capacitance. A pulse longer than 100ns is recommended in application.

PHASE is used when two or more MPQ4431 devices are in parallel with the same SYNC clock. Pulling PHASE high forces the device to operate in-phase of the SYNC clock. Pulling PHASE low forces the device to be 180° out-ofphase of the SYNC clock. By setting different voltages for PHASE, two devices can operate 180° out-of-phase to reduce the total input current ripple so a smaller input bypass capacitor can be used (see Figure 4). The PHASE rising threshold is about 2.5V with a 400mV hysteresis.





Figure 4 : In-Phase and 180° Out-of-Phase

Soft Start (SS)

Soft start (SS) is implemented to prevent the converter output voltage from overshooting during start-up. When the chip starts up, an internal current source begins charging the external soft-start capacitor. The internal SS voltage (V_{SSI}) rises with the soft-start voltage (V_{SS}) , but V_{SSI} is a little different with V_{SS} due to a 0.5V offset and some delay. When V_{SS} is lower than 0.5V, V_{SSI} is 0V. V_{SSI} rises from 0V to 0.8V during the period of V_{SS} rising from 0.5V to 1.6V. At this time the error amplifier uses V_{SSI} as the reference, so the output voltage ramps up from 0V to the regulated value following V_{SSI} rising. When V_{SS} reaches 1.6V, V_{SSI} is 0.8V and overrides the internal V_{REF} , so the error amplifier uses the internal V_{REF} as the reference.

The soft-start time (t_{SS}) set by the external SS capacitor can be calculated with Equation (2):

$$t_{ss}(ms) = \frac{C_{ss}(nF) \times 1.1V}{I_{ss}(\mu A)}$$
(2)

Where C_{SS} is the external SS capacitor, and I_{SS} is the internal 10µA SS charge current.

There is also an internal fixed 700us soft start. The final SS time is determined by the longer time between 700us and the external SS setting time.

SS can be used for tracking and sequencing.

Pre-Bias Start-Up

At start-up, if V_{FB} is higher than V_{SSI} -155mV, which means the output has a pre-bias voltage, neither the HS-FET nor the LS-FET are turned on until V_{SSI} -155mV is higher than V_{FB} .

Over-Current Protection (OCP) and Hiccup

The MPQ4431 has cycle-by-cycle peak currentlimit protection with valley-current detection and hiccup mode.

The power MOSFET current is accurately sensed via a current sense MOSFET. It is then fed to the high-speed current comparator for current-mode control purposes. During the HS-FET on state, if the sensed current exceeds the peak current limit value set by the COMP highthe HS-FET clamp voltage. turns off immediately. Then the LS-FET turns on to discharge the energy, and the inductor current decreases. The HS-FET remains off unless the inductor valley current is lower than a certain current threshold (valley current limit), even though the internal clock pulses high. If the inductor current does not drop below the valley current limit when the internal clock pulses high, the HS-FET misses the clock, and the switching frequency decreases to half the nominal value. Both the peak and valley current limits assist in keeping the inductor current from running away during an overload or short-circuit condition.

When the output is shorted to ground, causing the output voltage to drop below 55% of its nominal output, the peak current limit is kicked, and the device considers this to be an output dead short and triggers hiccup mode immediately to restart the part periodically.

In hiccup mode, the MPQ4431 disables its output power stage and discharges the softstart capacitor slowly. The MPQ4431 restarts with a full soft start when the soft-start capacitor is fully discharged. If the short-circuit condition still remains after the soft start ends, the device repeats this operation until the fault is removed and output returns to the regulation level. This protection mode reduces the average short circuit current greatly to alleviate thermal issues and protect the regulator.

Floating Driver and Bootstrap Charging

A 0.1μ F to 1μ F external, ceramic, bootstrap capacitor powers the floating power MOSFET driver. The floating driver has its own UVLO protection with a rising threshold of 2.5V and hysteresis of 200mV.



The bootstrap capacitor voltage is charged to ~5V from VCC through a PMOS pass transistor when the LS-FET is on.

At a high duty cycle operation or sleep mode condition, the time period available to the bootstrap charging is less, so the bootstrap capacitor may not be charged sufficiently. In case the external circuit does not have sufficient voltage or time to charge the bootstrap capacitor, extra external circuitry can be used to ensure that the bootstrap voltage is in the normal operation region.

BST Refresh

MPS

To improve dropout, the MPQ4431 is designed to operate at close to 100% duty cycle for as long as the BST to SW voltage is greater than 2.5V. When the voltage from BST to SW drops below 2.5V, the HS-FET is turned off using a UVLO circuit, which forces the LS-FET on to refresh the charge on the BST capacitor.

Since the supply current sourced from the BST capacitor is low, the HS-FET can remain on for more switching cycles than are required to refresh the capacitor, making the effective duty cycle of the switching regulator high.

The effective duty cycle during the dropout of the regulator is mainly influenced by the voltage drops across the HS-FET, LS-FET, inductor resistance, and printed circuit board resistance.

Thermal Shutdown

Thermal shutdown is implemented to prevent the chip from running away thermally. When the silicon die temperature exceeds its upper threshold, the power MOSFETs shut down. When the temperature drops below its lower threshold, the chip is enabled again.

Start-Up and Shutdown

If both VIN and EN exceed their appropriate thresholds, the chip starts up. The reference block starts first, generating a stable reference voltage and current, and then the internal regulator is enabled. The regulator provides a stable supply for the rest of the circuitries.

While the internal supply rail is up, an internal timer holds the power MOSFET off for about 50µs to blank start-up glitches. When the soft-start block is enabled, it first holds its SS output low to ensure that the rest of the circuitries are ready and slowly ramps up.

Three events can shut down the chip: VIN low, EN low, and thermal shutdown. During the shutdown procedure, the signaling path is blocked first to avoid any fault triggering. V_{COMP} and the internal supply rail are then pulled down. The floating driver is not subject to this shutdown command, but its charging path is disabled.



APPLICATION INFORMATION

Setting the Output Voltage

The external resistor divider connected to FB sets the output voltage (see Figure 5).



Figure 5: Feedback Network

Choose R_{FB1} first, then calculate R_{FB2} with Equation (3):

$$R_{FB2} = \frac{R_{FB1}}{\frac{V_{OUT}}{0.8V} - 1}$$
(3)

Table 1 lists the recommended feedback resistor values for common output voltages.

Table 1: Resistor Selection for Common Output Voltages

Vout (V)	R _{FB1} (kΩ)	R _{FB2} (kΩ)
3.3	41.2 (1%)	13 (1%)
5	68.1 (1%)	13 (1%)

For fixed output version, connect VOUT pin to the output directly.

Selecting the Input Capacitor

The input current to the step-down converter is discontinuous and therefore requires a capacitor to supply AC current to the converter while maintaining the DC input voltage. For the best performance, use low ESR capacitors. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients.

For most applications, use a 4.7μ F to 10μ F capacitor. It is strongly recommended to use another lower value capacitor (e.g.: 0.1μ F) with a small package size (0603) to absorb high-frequency switching noise. Place the smaller capacitor as close to VIN and GND as possible.

Since C_{IN} absorbs the input switching current, it requires an adequate ripple current rating. The RMS current in the input capacitor can be estimated with Equation (4):

$$I_{CIN} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})}$$
(4)

The worst-case condition occurs at VIN = $2V_{OUT}$, shown in Equation (5):

$$I_{CIN} = \frac{I_{LOAD}}{2}$$
(5)

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality ceramic capacitor (e.g.: 0.1μ F) as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple caused by the capacitance can be estimated with Equation (6):

$$\Delta V_{\rm IN} = \frac{I_{\rm LOAD}}{f_{\rm SW} \times C_{\rm IN}} \times \frac{V_{\rm OUT}}{V_{\rm IN}} \times (1 - \frac{V_{\rm OUT}}{V_{\rm IN}}) \qquad (6)$$

Selecting the Output Capacitor

The output capacitor maintains the DC output voltage. Use ceramic, tantalum, or low ESR electrolytic capacitors. For best results, use low ESR capacitors to keep the output voltage ripple low. The output voltage ripple can be estimated with Equation (7):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \cdot (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \cdot (R_{\text{ESR}} + \frac{1}{8f_{\text{SW}} \times C_{\text{OUT}}})$$
(7)

Where L is the inductor value, and R_{ESR} is the equivalent series resistance (ESR) value of the output capacitor.

For ceramic capacitors, the capacitance dominates the impedance at the switching frequency and causes the majority of the output voltage ripple.

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved.

أكلحاني

For simplification, the output voltage ripple can be estimated with Equation (8):

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times f_{SW}^2 \times L \times C_{OUT}} \times (1 - \frac{V_{OUT}}{V_{IN}}) \quad (8)$$

For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated with Equation (9):

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}}) \times R_{ESR} \qquad (9)$$

The characteristics of the output capacitor also affect the stability of the regulation system. The MPQ4431 can be optimized for a wide range of capacitance and ESR values.

Selecting the Inductor

A 1 μ H to 10 μ H inductor with a DC current rating at least 25% higher than the maximum load current is recommended for most applications. For higher efficiency, choose an inductor with a lower DC resistance. A larger-value inductor results in less ripple current and a lower output ripple voltage, but also has a larger physical size, higher series resistance, and lower saturation current. A good rule for determining the inductor value is to allow the inductor ripple current to be approximately 30% of the maximum load current. The inductance value can then be calculated with Equation (10):

$$L = \frac{V_{OUT}}{f_{SW} \times \Delta I_{L}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
(10)

Where ΔI_{L} is the peak-to-peak inductor ripple current.

Choose the inductor ripple current to be approximately 30% of the maximum load current. The maximum inductor peak current can be calculated with Equation (11):

$$I_{LP} = I_{LOAD} + \frac{V_{OUT}}{2f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
(11)

VIN UVLO Setting

The MPQ4431 has an internal, fixed, undervoltage lockout (UVLO) threshold. The rising threshold is 2.8V, while the falling threshold is about 2.65V. For applications that need a higher UVLO point, an external resistor divider between VIN and EN can be used to achieve a higher equivalent UVLO threshold (see Figure 6).



Figure 6: Adjustable UVLO Using EN Divider

The UVLO threshold can be calculated with Equation (12) and Equation (13):

$$INUV_{RISING} = (1 + \frac{R_{UP}}{R_{DOWN}}) \times V_{EN_{RISING}}$$
(12)

$$INUV_{FALLING} = (1 + \frac{R_{UP}}{R_{DOWN}}) \times V_{EN_FALLING}$$
(13)

Where $V_{\text{EN}_\text{RISING}}$ is 1.05V, and $V_{\text{EN}_\text{FALLING}}$ is 0.93V.

External BST Diode and Resistor

An external BST diode can enhance the efficiency of the regulator when the duty cycle is high. A power supply between 2.5V and 5V can be used to power the external bootstrap diode. VCC or V_{OUT} is recommended to be this power supply in the circuit (see Figure 7).



Figure 7: External Bootstrap Diode and Resistor

The recommended external BST diode is IN4148, and the recommended BST capacitor value is 0.1μ F to 1μ F. A resistor in series with the BST capacitor (R_{BST}) can reduce the SW rising rate and voltage spikes. This helps enhance EMI performance and reduce voltage stress at a high VIN. A higher resistance is better for SW spike reduction but compromises efficiency. To make a tradeoff between EMI and efficiency, a $\leq 20\Omega$ R_{BST} is recommended.



MPQ4431 – 36V, 1A, LOW IQ, SYNC, STEP-DOWN CONVERTER, AEC-Q100

PCB Layout Guidelines (8)

Efficient PCB layout, especially for the input capacitor placement, is critical for stable operation. A four-layer layout is strongly recommended to achieve better thermal performance. For best results, refer to Figure 8 and follow the guidelines below.

- 1. Use a large ground plane to connect to PGND directly. Recommend to connect pin1 to GND for symmetric input structure if inphase not used. Pin3 and pin10 are internally connected. Connecting together on layout or not are both OK. Recommend to leave pin3 floating for shorter pin4 and pin1 trace and smaller input hot loop.
- 2. Add vias near PGND if the bottom layer is a ground plane.
- 3. Ensure that the high-current paths at GND and VIN have short, direct, and wide traces.
- 4. Place the ceramic input capacitor, especially the small package size (0603) input bypass capacitor, as close to VIN and PGND as possible to minimize high-frequency noise.
- 5. Keep the connection of the input capacitor and VIN as short and wide as possible.
- 6. Place the VCC capacitor as close to VCC and GND as possible.
- 7. Route SW and BST away from sensitive analog areas, such as FB.
- 8. Place the feedback resistors close to the chip to ensure that the trace which connects to FB is as short as possible.
- 9. Use multiple vias to connect the power planes to the internal layers.

NOTE:

8) The recommended PCB layout is based on Figure 9.



Top Layer



Inner Layer 1



Inner Layer 2



Bottom Layer Figure 8: Recommended PCB Layout



TYPICAL APPLICATION CIRCUITS



Figure 10: V_{OUT} = 3.3V, F_{sw} = 500kHz for <100kΩ FB Divider Application

mps:







mps:







MPQ4431 Rev. 1.02 10/31/2019 mps:







MPQ4431 Rev. 1.02 10/31/2019







FC



MPQ4431 - 36V, 1A, LOW IQ, SYNC, STEP-DOWN CONVERTER, AEC-Q100



Figure 19: 5V Fixed Output, Fsw = 500kHz



PACKAGE INFORMATION







TOP VIEW

BOTTOM VIEW



SIDE VIEW



RECOMMENDED LAND PATTERN

NOTE:

 ALL DIMENSIONS ARE IN MILLIMETERS.
LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
JEDEC REFERENCE IS MO-220.
DRAWING IS NOT TO SCALE.



PACKAGE INFORMATION (continued)





TOP VIEW

BOTTOM VIEW



SIDE VIEW







NOTE:

1) THE LEAD SIDE IS WETTABLE. 2) ALL DIMENSIONS ARE IN MILLIMETERS. 3) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX. 4) JEDEC REFERENCE IS MO-220. 5) DRAWING IS NOT TO SCALE.

RECOMMENDED LAND PATTERN

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.

MPQ4431 Rev. 1.02 10/31/2019

www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved.