

DSC12X2/3/4

High Performance Differential MEMS Oscillators

Features

- Very Low RMS Phase Jitter: <650 fs (typ.)
- High Stability: ±20 ppm, ±25 ppm, ±50 ppm
- · Wide Temperature Range:
 - Automotive: -40°C to +125°C (DSC12x LVDS Only)
 - Ext. Industrial: -40°C to +105°C
 - Industrial: -40°C to +85°C
- Commercial: -20°C to +70°C
- Supports LVPECL, LVDS, or HCSL Differential Outputs
- · PCIe Gen1-6 Compliant Output
- Wide Frequency Range: 2.5 MHz to 450 MHz
- · Small Industry Standard Footprints:
 - 2.5 mm x 2.0 mm
 - 3.2 mm x 2.5 mm
 - 5.0 mm x 3.2 mm
 - 7.0 mm x 5.0 mm
- · Excellent Shock and Vibration Immunity
 - Qualified to MIL-STD-883
- High Reliability
 - 20x Better MTF than Quartz Oscillators
- Supply Range of 2.25 to 3.6V
- Standby, Frequency Select, and Output Enable Functions
- Lead-Free and RoHS Compliant

Applications

- · Storage Area Networks
- · Passive Optical Networks
- 10/100G Ethernet
- HD/SD/SDI Video and Surveillance
- PCI Express Gen 1/2/3/4/5/6
- · Display Port

General Description

The DSC12x2/3/4 family of high performance oscillators utilizes the latest generation of silicon MEMS technology that reduces close-in noise and provides excellent jitter and stability over a wide range of supply voltages and temperatures. By eliminating the need for quartz or SAW technology, MEMS oscillators significantly enhance reliability and accelerate product development, while meeting stringent clock performance criteria for a variety of communications, storage, and networking applications.


The DSC12x2/3/4 family features a control function on pin 1 or pin 2 that permits either a standby feature (complete power down when STDBY is low), output enable (output is tri-stated with OE low), or a frequency select (choice of two frequencies selected by FS high/low). See the Product Identification System section for detailed information.

All oscillators are available in industry-standard packages, including the small 2.5 mm x 2.0 mm, and are "drop-in" replacements for standard 6-pin LVPECL/LVDS/HCSL crystal oscillators.

Package Types

| DSC12x2/3/4 6-Lead CDFN/VDFN | | | | | | | |
|---------------------------------|---|--------|--|--|--|--|--|
| OE/STDBY/FS | 1 | 6 VDD | | | | | |
| NC | 2 | 5 CLK- | | | | | |
| GND | 3 | 4 CLK+ | | | | | |
| | | | | | | | |
| NC | 1 | 6 VDD | | | | | |
| OE/STDBY/FS | 2 | 5 CLK- | | | | | |
| GND | 3 | 4 CLK+ | | | | | |

Functional Block Diagrams



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

| Supply Voltage | |
|----------------------|------|
| Input Voltage | |
| ESD Protection (HBM) | 22 |
| ESD Protection (MM) | 400V |
| ESD Protection (CDM) | |

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

Electrical Characteristics: $V_{DD} = 2.5V \pm 10\%$ or $3.3V \pm 10\%$; $T_A = -40^{\circ}C$ to $+105^{\circ}C$, unless noted.

| Parameters | Sym. | Min. | Тур. | Max. | Units | Conditions |
|-------------------------|----------------------|------------------------|------|------------------------|----------|--|
| Supply Voltage | V _{DD} | 2.25 | _ | 3.63 | ٧ | Note 1 |
| | | _ | 50 | | | LVPECL, f _{OUT} = 100 MHz |
| | | _ | 32 | _ | | LVDS, f _{OUT} = 100 MHz |
| Supply Current | I _{DD} | _ | 40 | _ | mA | HCSL, f _{OUT} = 100 MHz |
| | | _ | 23 | _ | | Output disabled (tri-state), f _{OUT} = 100 MHz |
| Standby Current | I _{STDBY} _ | _ | 2.5 | 5 | μΑ | Input pin = \overline{STDBY} = Asserted, (V _{DD} = 3.3V) |
| | | _ | _ | ±20 | | Includes frequency variations |
| Frequency Stability | Δf | _ | _ | ±25 | ppm | due to initial tolerance, temp., and power supply voltage |
| | | _ | _ | ±50 | | |
| Aging | Δf | _ | _ | ±5 | | First year @ 25°C |
| Aging | ΔΙ | _ | _ | ±1 | ppm | Per year after first year |
| Startup Time | t _{SU} | _ | 5.5 | 6 | ms | From 90% V _{DD} to valid clock output, T = +25°C, Note 2 |
| Input Logic Lovele | V _{IH} | 0.75 x V _{DD} | _ | _ | \ | Input logic high |
| Input Logic Levels | V _{IL} | _ | _ | 0.25 x V _{DD} | V | Input logic low |
| Output Disable Time | t _{DA} | _ | _ | 25 | ns | Note 3 |
| Output Enable Time | t _{EN} | _ | _ | 6 | ms | STDBY |
| Output Enable Time | | _ | _ | 350 | ns | OE |
| Enable Pull-Up Resistor | _ | _ | 1.5 | _ | МΩ | Pull-up resistor on pin 1, Note 4 |

- **Note 1:** V_{DD} pin should be filtered with 0.1 μ F capacitor.
 - 2: t_{SU} is time to 100 ppm stable output frequency after V_{DD} is applied and outputs are enabled.
 - 3: t_{DA} : See the Output Waveforms and the Test Circuits sections for more information.
 - 4: Output is enabled if pad is floated (not connected).
 - **5:** Jitter limits are established by Gen 1.1, Gen 2.1, and Gen 3.0 PCle standards.

DSC12X2/3/4

ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Characteristics: V_{DD} = 2.5V ±10% or 3.3V ±10%; T_A = -40°C to +105°C, unless noted.

| Parameters | Sym. | Min. | Тур. | Max. | Units | Conditions |
|------------------------------------|---------------------|----------------------------|-------|----------------------------|-------------------|--|
| LVPECL (DSC12x2) | , | | | | | |
| Frequency | f ₀ | 2.5 | _ | 450 | MHz | _ |
| Outrot la sia la colla | V _{OH} | V _{DD} – 1.145 | | _ | | D 500 |
| Output Logic Levels | V _{OL} | _ | | V _{DD} – 1.695 | V | $R_L = 50\Omega$ |
| Peak-to-Peak Output Swing | V _{PP} | | 800 | | mV | Single-Ended |
| Output Transition Time | t _R | _ | 200 | 250 | , no | 20% to 80%, $R_1 = 50Ω$ |
| Output Transition Time | t _F | _ | 250 | 300 | ps | 20% to 60%, KL = 5012 |
| Output Duty Cycle | SYM | 48 | _ | 52 | % | Differential |
| Period Jitter RMS | J _{PER} | _ | 2.0 | _ | ps | f ₀ = 156.25 MHz, 10k cycles |
| Period Jitter Peak-to-Peak | J _{PTP} | _ | 20 | _ | ps | f ₀ = 156.25 MHz, 10k cycles |
| Integrated Phase Noise (Random) | J _{PH} | _ | 0.65 | _ | ps _{RMS} | 12 kHz to 20 MHz @156.25 MHz |
| LVDS (DSC12x3) | | | | | | |
| Frequency | f ₀ | 2.3 | 1 | 450 | MHz | _ |
| Output Offset Voltage | Vos | 1.15 | 1.25 | 1.35 | V | R = 100Ω Differential |
| Peak-to-Peak Output Swing | V _{PP} | 250 | 350 | 450 | mV | Single-Ended |
| Output Transition Time | t _R | 120 | 170 | 220 | ps | 20% to 80%, R _L = 100Ω |
| Output Transition Time | t _F | 120 | 170 | 220 | | |
| Output Duty Cycle | SYM | 40 | _ | 52 | % | Differential |
| Period Jitter RMS | J _{PER} | _ | 2.5 | | ps | f ₀ = 156.25 MHz, 10k cycles |
| Period Jitter Peak-to-Peak | J _{PTP} | _ | 20 | | ps | f ₀ = 156.25 MHz, 10k cycles |
| Period Jitter RMS | J _{PER} | | 3 | 1 | ps | f ₀ = 156.25 MHz, T _A = -40°C to +125°C |
| Period Jitter Peak-to-Peak | J _{PTP} | _ | 25 | _ | ps | f ₀ = 156.25 MHz, T _A = -40°C to +125°C |
| Integrated Phase Noise (Random) | | _ | 0.65 | _ | ne | 12 kHz to 20 MHz @156.25 MHz, T _A = -40°C to +105°C |
| | JPH | J _{PH} | | _ | ps _{RMS} | 2 kHz to 20 MHz @156.25 MHz, T _A = -40°C to +105°C |
| Phase Jitter | J _{RMS-CC} | _ | 0.025 | 0.1 | ps _{RMS} | PCle Gen 6.0, 64 GT/s |

Note 1: V_{DD} pin should be filtered with 0.1 μF capacitor.

^{2:} t_{SU} is time to 100 ppm stable output frequency after V_{DD} is applied and outputs are enabled.

^{3:} t_{DA}: See the Output Waveforms and the Test Circuits sections for more information.

^{4:} Output is enabled if pad is floated (not connected).

^{5:} Jitter limits are established by Gen 1.1, Gen 2.1, and Gen 3.0 PCle standards.

ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Characteristics: V_{DD} = 2.5V ±10% or 3.3V ±10%; T_A = -40°C to +105°C, unless noted.

| Parameters | Sym. | Min. | Тур. | Max. | Units | Conditions | |
|---------------------------------|-----------------------|------|-------|------|-------------------|---|--|
| HCSL (DSC12x4) | | | | | ! | | |
| Frequency | f ₀ | 2.3 | _ | 450 | MHz | _ | |
| Output Logic Lovele | V _{OH} | 0.64 | _ | 1 | V | D = 500 | |
| Output Logic Levels | V _{OL} | _ | _ | 0.1 | V | $R_L = 50\Omega$ | |
| Peak-to-Peak Output Swing | V _{PP} | _ | 750 | _ | mV | Single-Ended | |
| Output Transition Time | t _R | 200 | 260 | 400 | ne | 20% to 80%, $R_1 = 50\Omega$ | |
| Output Transition fille | t _F | 250 | 370 | 500 | ps | 20% to 60%, KL - 5002 | |
| Output Duty Cycle | SYM | 48 | _ | 52 | % | Differential | |
| Period Jitter RMS | J _{PER} | _ | 2 | _ | ps | f ₀ = 100.00 MHz, 10k cycles | |
| Period Jitter Peak-to-Peak | J _{PTP} | _ | 16 | _ | ps | f ₀ = 100.00 MHz, 10k cycles | |
| | J _{PH} | _ | 0.617 | _ | ps _{RMS} | 12 kHz to 20 MHz @100 MHz T _A = -40°C to +105°C | |
| Integrated Phase Noise (Random) | | _ | 0.460 | _ | | 100 kHz to 20 MHz @100 MHz T _A = -40°C to +105°C | |
| (random) | | _ | 0.212 | _ | | 1.875 MHz to 20 MHz @100 MHz T _A = -40°C to +105°C | |
| | T _J | _ | 3.42 | 86 | ps _{PP} | PCIe Gen 1.1, $T_J = D_J + 14.069$ x R_J (BER 10^{-12}), Note 5 | |
| | J _{RMS-CCHF} | _ | 0.247 | 3.1 | ps _{RMS} | PCIe Gen 2.1, 1.5 MHz to Nyquist, Note 5 | |
| Phase Jitter | J _{RMS-CCHF} | _ | 0.08 | 3.0 | ps _{RMS} | PCIeGen2.1,10 kHzto1.5 MHz, Note 5 | |
| | | _ | 0.107 | 1.0 | | PCIe Gen 3.0, Note 5 | |
| | | | 0.107 | 0.30 | 20 | PCle Gen 4.0, 16 GT/s | |
| | J _{RMS-CC} | | 0.043 | 0.12 | ps _{RMS} | PCle Gen 5.0, 32 GT/s | |
| | | _ | 0.054 | 0.1 | | PCIe Gen 6.0, 64 GT/s | |

Note 1: V_{DD} pin should be filtered with 0.1 μF capacitor.

- 2: t_{SU} is time to 100 ppm stable output frequency after V_{DD} is applied and outputs are enabled.
- 3: t_{DA} : See the Output Waveforms and the Test Circuits sections for more information.
- 4: Output is enabled if pad is floated (not connected).
- 5: Jitter limits are established by Gen 1.1, Gen 2.1, and Gen 3.0 PCle standards.

DSC12X2/3/4

TEMPERATURE SPECIFICATIONS (Note 1)

| Parameters | Sym. | Min. | Тур. | Max. | Units | Conditions |
|------------------------------|----------------|------|------|------|-------|--------------------|
| Temperature Ranges | | | | | | |
| Maximum Junction Temperature | TJ | _ | _ | +150 | °C | _ |
| Storage Temperature Range | T _S | -55 | | +150 | °C | _ |
| Lead Temperature | _ | _ | _ | +260 | °C | Soldering, 40 sec. |

Note 1: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air (i.e., T_A, T_J, θ_{JA}). Exceeding the maximum allowable power dissipation will cause the device operating junction temperature to exceed the maximum +150°C rating. Sustained junction temperatures above +150°C can impact the device reliability.

2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1 and Table 2-2.

TABLE 2-1: DSC120x/1x/2x PIN FUNCTION TABLE

| Pin Number | Pin Name | Description |
|------------|-------------|--|
| 1 | OE/STDBY/FS | Control pin: Output enable/standby/frequency select. |
| 2 | NC | No connect. |
| 3 | GND | Power supply ground. |
| 4 | CLK+ | Clock output +. |
| 5 | CLK- | Clock output –. |
| 6 | VDD | Power supply. |

TABLE 2-2: DSC123x/4x/5x PIN FUNCTION TABLE

| Pin Number | Pin Name | Description |
|------------|-------------|--|
| 1 | NC | No connect. |
| 2 | OE/STDBY/FS | Control pin: Output enable/standby/frequency select. |
| 3 | GND | Power supply ground. |
| 4 | CLK+ | Clock output +. |
| 5 | CLK- | Clock output –. |
| 6 | VDD | Power supply. |

3.0 TERMINATION SCHEME




FIGURE 3-1: LVPECL Termination (DSC12x2).

In Figure 3-1, Thevenin termination for 3.3V operation. Values will differ for V_{DD} = 2.5V




FIGURE 3-2: LVDS Termination (DSC12x3).




FIGURE 3-3: HCSL Termination (DSC12x4).

4.0 OUTPUT WAVEFORM




FIGURE 4-1: LVPECL, LVDS, and HCSL Output Waveform.

TABLE 4-1: OUTPUT VOLTAGE SWING BY LOGIC TYPE

| Output Logic Protocol | Typical Peak-to-Peak Output Swing |
|-----------------------|-----------------------------------|
| LVPECL | 830 mV |
| LVDS | 350 mV |
| HCSL | 675 mV |

5.0 TEST CIRCUITS




FIGURE 5-1: LVPECL Test Circuit.




FIGURE 5-2: LVDS Test Circuit.




FIGURE 5-3: HCSL Test Circuit.

6.0 SOLDER REFLOW PROFILE




FIGURE 6-1: Solder Reflow Profile.

TABLE 6-1: SOLDER REFLOW

| MSL 1 @ 260°C refer to JSTD-020C | | | | | | |
|-----------------------------------|----------------|--|--|--|--|--|
| Ramp-Up Rate (200°C to Peak Temp) | 3°C/Sec. Max. | | | | | |
| Preheat Time 150°C to 200°C | 60-180 Sec. | | | | | |
| Time Maintained Above 217°C | 60-150 Sec. | | | | | |
| Peak Temperature | 255°C to 260°C | | | | | |
| Time within 5°C of Actual Peak | 20-40 Sec. | | | | | |
| Ramp-Down Rate | 6°C/Sec. Max. | | | | | |
| Time 25°C to Peak Temperature | 8 minute Max. | | | | | |

7.0 BOARD LAYOUT (RECOMMENDED)




FIGURE 7-1: DSC12x2/3/4 Recommended Board Layout.

8.0 PHASE NOISE




FIGURE 8-1: DSC12x4 Phase Noise at 100 MHz.




FIGURE 8-2: DSC12x2 Phase Noise at 156.25 MHz.

9.0 PACKAGING INFORMATION

9.1 **Package Marking Information**

6-Pin CDFN/VDFN*

XXXXXXXX **XXXYYWW** 0SSS

Example

75M00000 **DCP1723** 0421

Legend: XX...X Product code, customer-specific information, or frequency in MHz

without printed decimal point Υ

Year code (last digit of calendar year) ΥY Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') WW

SSS

Alphanumeric traceability code Pb-free JEDEC® designator for Matte Tin (Sn) (e3)


This package is Pb-free. The Pb-free JEDEC designator (@3)) can be found on the outer packaging for this package.

•, ▲, ▼ Pin one index is identified by a dot, delta up, or delta down (triangle

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.


Underbar (_) and/or Overbar (¯) symbol may not be to scale.

6-Lead VDFN 2.5 mm x 2.0 mm Package Outline and Recommended Land Pattern



6-Lead Very Thin Dual Flatpack No-Leads (J7A) - 2.5x2.0 mm Body [VDFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | | | MILLIMETERS | | | |
|---------------------|--------|----------------|-----------|-------------|--|--|--|
| Dimension | Limits | MIN | NOM | MAX | | | |
| Number of Terminals | N | | 6 | | | | |
| Pitch | е | | 0.825 BSC | | | | |
| Overall Height | Α | 0.80 0.85 0.90 | | | | | |
| Standoff | A1 | 0.00 0.02 0.0 | | | | | |
| Overall Length | D | 2.50 BSC | | | | | |
| Overall Width | Е | 2.00 BSC | | | | | |
| Terminal Width | b1 | 0.60 0.65 0.70 | | | | | |
| Terminal Width | b2 | 0.20 0.25 0.30 | | | | | |
| Terminal Length | L1 | 0.60 0.70 0.80 | | | | | |
| Terminal Length | L2 | 0.665 | 0.765 | 0.865 | | | |

Notes

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M $\,$


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-1005 Rev C Sheet 2 of 2

6-Lead Very Thin Dual Flatpack No-Leads (J7A) - 2.5x2.0 mm Body [VDFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | MILLIMETERS | | | | |
|-----------------------------|-------------|------|-----------|------|--|
| Dimension Limits | | MIN | NOM | MAX | |
| Contact Pitch E | | | 0.825 BSC | | |
| Contact Pad Width (X4) | X1 | 0.65 | | | |
| Contact Pad Width (X2) X2 | | | | 0.25 | |
| Contact Pad Length (X6) Y | | | | 0.85 | |
| Contact Pad Spacing | С | 1.45 | | | |
| Space Between Contacts (X4) | G1 | 0.38 | | | |
| Space Between Contacts (X3) | G2 | 0.60 | | | |

Notes:

- 1. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-3005 Rev C


6-Lead VDFN 3.2 mm x 2.5 mm Package Outline and Recommended Land Pattern

6-Lead Very Thin Plastic Dual Flatpack No-Lead (H5A) - 3.2x2.5 mm Body [VDFN] Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging D Ν (DATUM A) (DATUM B) -NOTE 1 △ 0.05 C **TOP VIEW** 0.05 C 0.10 C С **SEATING PLANE** 6X 0.08 C SIDE VIEW - 2X b2 2 NOTE 1 4X b1 L1 0.07M C A B 0.05M **BOTTOM VIEW** Microchip Technology Drawing C04-1007A Sheet 1 of 2

Note:

6-Lead Very Thin Plastic Dual Flatpack No-Lead (H5A) - 3.2x2.5 mm Body [VDFN]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | MILLIMETERS | | | | |
|---------------------|-------------|----------------|------|-----|--|
| Dimension | Limits | MIN | NOM | MAX | |
| Number of Terminals | N | 6 | | | |
| Pitch | е | 1.05 BSC | | | |
| Overall Height | Α | 0.80 0.85 0.90 | | | |
| Standoff | 0.00 | 0.02 | 0.05 | | |
| Overall Length | D | 3.20 BSC | | | |
| Overall Width | Е | 2.50 BSC | | | |
| Terminal Width | b1 | 0.85 0.90 0.95 | | | |
| Terminal Width | b2 | 0.45 0.50 0.55 | | | |
| Terminal Length | L | 0.65 0.70 0.75 | | | |
| Terminal Pullback | L1 | 0.10 REF | | | |

Notes

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-1007A Sheet 2 of 2

6-Lead Very Thin Plastic Dual Flatpack No-Lead (H5A) - 3.2x2.5 mm Body [VDFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN


| | MILLIMETERS | | | |
|-----------------------------|-------------|------|------|------|
| Dimension Limits | | MIN | NOM | MAX |
| Contact Pitch | 1.05 BSC | | | |
| Contact Pad Spacing | С | | 1.60 | |
| Contact Pad Width (X4) | | | | 1.00 |
| Contact Pad Width (X2) | X2 | | | 0.60 |
| Contact Pad Length (X6) | Υ | | | 0.85 |
| Space Between Contacts (X4) | G1 | 0.25 | | |

Notes:


Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-3007A

6-Lead CDFN 5.0 mm x 3.2 mm Package Outline and Recommended Land Pattern




6-Lead VDFN 7.0 mm x 5.0 mm Package Outline and Recommended Land Pattern



6-Lead Very Thin Dual Flatpack, No Lead Package (HPA) - 7x5 mm Body [VDFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | | | MILLIMETERS | | | |
|---------------------|------------------|----|----------------|-------------|------|--|--|
| | Dimension Limits | | MIN | NOM | MAX | | |
| Number of Terminals | | N | 6 | | | | |
| Pitch | | е | 2.54 BSC | | | | |
| Overall Height | | Α | 0.80 0.85 0.90 | | | | |
| Standoff | | A1 | 0.00 0.02 0.05 | | | | |
| Overall Length | | D | 7.00 BSC | | | | |
| Overall Width | | Е | 5.00 BSC | | | | |
| Terminal Width | | b | 1.30 1.40 1.50 | | | | |
| Terminal Length | | Ĺ | 1.00 | 1.10 | 1.20 | | |
| Pullback | | L1 | 0.10 REF | | | | |

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-1227 Rev A Sheet 2 of 2

6-Lead Very Thin Dual Flatpack, No Lead Package (HPA) - 7x5 mm Body [VDFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | MILLIMETERS | | | |
|-------------------------|-------------|----------|------|------|
| Dimension Limits | | MIN | NOM | MAX |
| Contact Pitch | Е | 2.54 BSC | | |
| Contact Pad Spacing | С | | 3.90 | |
| Contact Pad Width (X6) | X1 | | | 1.55 |
| Contact Pad Length (X6) | Y1 | | | 1.40 |

Notes:

- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-3227 Rev A

| DC | C1 | 2X2 | 12 | IA |
|----|-----|-----|----|----|
| υJ | U I | | J | /4 |

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (April 2019)

 Initial release of DSC12x2/3/4 as Microchip data sheet DS20006011A.

Revision B (June 2020)

- Revisions to the data sheet made in the Electrical Characteristics table under HCSL: Added new rows for Integrated Phase Noise and Phase Jitter.
- Also added a new bullet under the Features section.

Revision C (January 2021)

- Updated Phase Jitter maximum values for J_{RMS-CC} in the Electrical Characteristics table and added a sixth note.
- Updated package drawing for 6-Lead VDFN 2.5 mm x 2.0 mm Package Outline and Recommended Land Pattern.
- Updated Figure 3-1.

Revision D (March 2021)

Removed Note 6 from the Electrical Characteristics table.

Revision E (March 2022)

• Added PCI Express Gen 5 to the Applications list.

Revision F (May 2023)


- Added PCI Express Gen 6 to the Applications list and the Features list.
- Corrected the maximum value for Peak-to-Peak
 Output Swing in the LVDS (DSC12x3) section of
 the Electrical Characteristics table.
- Added PCIe Gen 6 Phase Jitter values to the LVDS (DSC12x3) and HCSL (DSC12x4) sections of the Electrical Characteristics table.

| \Box | S | C1 | 2X | 21 | 3/4 |
|--------|---|----|----|-----|-----|
| ப | u | v | | ZI. | JIT |

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.



Please visit the Microchip ClockWorks Configurator® website to configure the part number for customized frequency select settings.

http://clockworks.microchip.com/timing

| | SC | 14 | DV | 2 | 12 | I |
|---|----|--------------|------------------|----|----|---|
| U | フし | , 4 | $\Delta \Lambda$ | ZI | J | 4 |

NOTES:

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

Trademarks

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2019 - 2023, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-2579-7

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi. MI

Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983 Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan

Tel: 86-27-5980-5300 China - Xian

Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune

Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39

Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm

Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820