


1. DESCRIPTION

The XD71055 is a low-power CMOS programmable parallel interface unit for use in microcomputer systems. Typically, the unit's three I/O ports interface peripheral devices to the system bus.


2. FEATURES

- Three 8-bit I/O ports
- Three programmable operation modes
- Bit manipulation command
- Microcomputer compatible
- Single +5V $\pm 10\%$ power supply
- Industrial temperature range:-40 to +85°C
- 8MHz and 10MHz

3. PIN CONFIGURATIONS



(Top View)



4. PIN IDENTIFICATION

Symbol	Function
CS	Chip select input
GND	Ground
A ₁ ,A ₀	Address inputs 1 and 0
P ₀₇ -P ₀₀	I/O port 0,bits 7-0
P ₁₇ -P ₁₀	I/O port 1,bits 7-0
P ₂₇ -P ₂₀	I/O port 2,bits 7-0
IC	Internally connected
V _{DD}	+5V
D ₇ -D ₀	I/O data bus
RESET	Reset input
WR	Write strobe input
RD	Read strobe input
NC	No connection

5. PIN FUNCTIONS

D₇-D₀(Data Bus)

D₇-D₀ make up an 8-bit,three-state,bidirectional data bus.The bus is connected to the system data bus.It is used to send commands to the XD71055 and to send data to and from the XD71055.

CS(Chip Select)

The CS input is used to select the XD71055.When CS=0,the XD71055 is selected and the states of the D7-D0 pins are determined by the RD and WR inputs.When CS=1, the XD71055 is not selected and its data bus is high-impedance.

RD(Read Strobe)

The RD input is set low when data is being read from the XD71055 data bus.

WR(Write Strobe)

The WR input should be set low when data is to be written to the XD71055 data bus.The contents of the data bus are written to the XD71055 at the rising edge (low to high) of the WR signal.

A1,A0 (Address)

The A1 and A0 inputs are used in combination with the RD and WR signals to select one of the three ports or the command register.A1 and A0 are usually connected to the lower two bits of the system address to the lower two bits of the system address bus(table 1).

RESET(Reset)

When the RESTE input is high,the XD71055 is reset.The group 0 and the group 1 ports are set to mode 0(basic I/O port mode).All port bits are set to mode 0 (basic I/O port mode).All port bits are cleared to zero and all ports are set for input.


P07-P00,P17-P10,P27-P20 (ports 0,1,2)

Pins P07-P00,P17-P10, and P27-P20 are the port 0,1, and 2 I/O pins,bits 7-0,respectively.

IC(Internally Connected)

Pins marked IC are used internally and must be left unconnected.

6. BLOCK DIAGRAM



7. FUNCTIONAL DESCRIPTION

Ports 0,1,2

The XD71055 has three 8-bit I/O ports, referred to as port 0, and port 2. These ports are divided into two groups, group 0 and group 1. The groups can be in one of three modes, mode 0, mode 1, and mode 2. Modes can be set independently for each group.

When port 0 is in mode 0, port 0 and the four upper bits of port 2 belong to group 0, and port 1 and the four lower bits of port 2 belong to group 1. When port 0 is in mode 1 or 2, port 0 and the 5 upper bits of port 2 belong to group 0 and port 1 and the three lower bits of port 2 belong to group 1.

Command Register

The host writes command words to the XD71055 in this register. These commands control group 0 and group 1. Note that the contents of this register cannot be read.

Group 0 Control and Group 1 Control

These blocks control the operation of group 0 and group 1.

Read/Write Control

The read/write control controls the read/write operations for the ports and the data bus in response to the RD, WR, CS, and address signals. It also handles RESET signals and the A0, A1 address inputs.

Data Bus Buffer

The data bus buffer latches information going to or from the system data bus.

8. ABSOLUTE MAXIMUM RATINGS

T_A=25°C

Power supply voltage,VDD	-0.5 to +7.0V
Input voltage,VI	-0.5 to VDD +0.3V
Output voltage,VO	-0.5 to VDD +0.3V
Power dissipation,PD _{MAX}	500mW
Operating temperature,T _{OPT}	-40°C to +85°C
Storage temperature,T _{STG}	-65°C to +150°C

9. DC CHARACTERISTICS

Limits					
Parameter	Symbol	Min	Max	Unit	Conditions
Input high voltage	V _{IH}	2.2	V _{DD} +0.3	V	
Input low voltage	V _{IL}	-0.5	0.8	V	
Output high voltage	V _{OH}	0.7V _{DD}		V	IOH=-400μA
Output low voltage	V _{OL}			V	IOL=2.5mA
Darlington drive current	I _{OH}	-1	-4	mA	See test setup diagram
Input leakage current high	I _{LIH}		10	μA	VI=VDD
Input leakage current low	I _{LIL}		-10	μA	VI=0V
Output leakage Current high	I _{LOH}		10	μA	VO=VDD
Output leakage Current low	I _{LOL}		-10	μA	VO=0V
Supply current (dynamic)	I _{DD1}		10	mA	Normal operation
Supply current (standby)	I _{DD2}		50	μA	Inputs:RESET=0.1V Others=VDD-0.1V Outputs:Open

10. CAPACITANCE

T_A=25°C;V_{CC}=0V

Limits					
Parameter	Symbol	Min	Max	Unit	Conditions
Input capacitance	C _I		10	pF	f _c =1MHz Unmeasured pins returned to 0V
I/O capacitance	C _{IO}		20	pF	

11. AC CHARACTERISTICS

Parameter	Symbol	8 MHz		10 MHz		Unit	Conditions
		Min	Max	Min	Max		
Read Timing							
A1,A0, <u>CS</u> set-up to RD↓	t _{SAR}	0		0		ns	
A1,A0, <u>CS</u> hold from RD↑	t _{HRA}	0		0		ns	
RD pulse width	t _{RRL}	160		150		ns	
Data delay from RD↓	t _{DRD}		120		100	ns	C _L =150pF
Data float from RD↑	t _{FRD}	10	85	10	60	ns	C _L =20pF R _L =2kΩ
Read recovery time	t _{RV}	200		150		ns	
Write Timing							
A1,A0, <u>CS</u> set-up to WR↓	t _{SAW}	0		0		ns	
A1,A0, <u>CS</u> set-up to WR↑	t _{HWA}	0		0		ns	
WR pulse width	t _{WWL}	120		100		ns	
Data set-up to WR↑	t _{SDW}	100		100		ns	
Data hold from WR↑	t _{HWD}	0		0		ns	
Write recovery time	t _{RV}	200		150		ns	
Other Timing							
Port set-up time RD↓	t _{SPR}	0		0	350	ns	C _L =150pF
Port hold time from RD↑	t _{HRP}	0		0		ns	
Port set-up time to STB↓	t _{SPS}	0		0		ns	
Port hold time from STB↑	t _{HSP}	150		150		ns	
Port delay time from WR↑	t _{DWP}		350		200	ns	C _L =150pF
STB pulse width	t _{SSL}	350		100		ns	
DAK pulse width	t _{DADAL}	300		100		ns	
Port delay time from DAK↓(mode 2)	t _{DDAP}		300		150	ns	C _L =150pF
Port float time from DAK↑(mode 2)	t _{FDAP}	20	250	20	250	ns	C _L =20pF R _L =2kΩ


<u>OBF</u> set delay from WR↑	t_{DWOB}		300		150	ns	$C_L=150\text{pF}$
<u>OBF</u> clear delay from DAK↓	t_{DDAOB}		350		150	ns	
<u>IBF</u> set delay from STB↓	t_{DSIB}		300		150	ns	
<u>IBF</u> clear delay from RD↑	t_{DRIB}		300		150	ns	
<u>INT</u> set delay from DAK↑	t_{DDAI}		350		150	ns	
<u>INT</u> clear delay from WR↓	t_{DWI}		450		200	ns	
<u>INT</u> set delay from STB↑	t_{DSI}		300		150	ns	
<u>INT</u> clear delay from RD↓	t_{DRI}		400		200	ns	
RESET pulse width	t_{RESET1}	50		50		μs	During right after power-on
	t_{RESET2}	500		500		ns	During operation

12. TIMING WAVEFORMS


AC Test Waveform




Mode 1:Output




Timing Mode 0:Input




Recovery Time



Mode 0:Output



Mode 1:Input



13. TIMING WAVEFORM

Mode 2




Figure 1.Mode Select Command Word




Figure 2.Bit Manipulation Command Word




Figure 3.Bit Manipulation Command Word Example




Figure 4.Mode 0




Figure 5.Mode 0 Input Timing




Figure 6.Mode 0 Output Timing




Figure 7.A/D Converter Connection Example




Figure 8.A/D Converter Example

```

READ_A/D: MOV AL,10011000B      ; XD71055 Mode Setting:
          OUT CTRLPORT,AL      ; Group 0, group 1 in mode 0
                               ; Port 0 & port 2 (upper) are inputs
                               ; Port 1 & port 2 (lower) are outputs
                               ;Conversion starts by setting P20 high
                               ;End of conversion wait loop
                               ;Conversion ends when P27 = 0
WAIT_EOC:  MOV AL,00000001B
          OUT CTRLPORT,AL
          IN AL,PORT2
          TEST1 AL,7
          BNZ WAIT_EOC
          IN AL,PORT0
          RET
                               ;Read A/D converted values

```

Figure 9.Mode 1 Input




Figure 10.Mode 1 Input Timing




Figure 11.Mode 1 Output




Figure 12.Mode 1 Output Timing




Figure 13.Connection to Printer




Figure 14. Printer Example Subroutine

```
;This subroutine sends character strings to the printer
INIT:      MOV      AL,10101000B      ; XD71055 Mode Setting:
           ; Group 0: mode 1 output
           ; Group 1: mode 0
           OUT     CTRLPORT,AL
           RET
SENDPRN:   MOV      BW,DATA      ;Output data address
PRNLOOP:   MOV      AL,[BW]
           CMP      AL,0FFH      ;End if data = 0FFH
           BNZ      WAIT
           RET
WAIT:      IN       AL,PORT2      ;Wait until output buffer is empty
           TEST1   AL,7
           BZ      WAIT
           TEST1   AL,5      ;Wait until printer can accept data
           BNZ      WAIT
           MOV      AL,[BW]
           OUT     PORT0,AL      ;Send data to printer
           INC      BW
           BR      PRNLOOP
```

Figure 15. Printer Example Subroutine





Figure 16.Mode 2 Timing

WIE0 = 1
RIE0 = 1



Note:

WINT0 and RINT0 are internal signals and are write and read interrupt request signals to the CPU, respectively.

$$\text{WINT0} = \overline{\text{OBF0}} \rightarrow \text{WIE0} \rightarrow \text{DAK0} \rightarrow \text{WR0}$$

$$\text{RINT0} = \overline{\text{IBF0}} \rightarrow \text{RIE0} \rightarrow \overline{\text{STB0}} \rightarrow \overline{\text{RD0}}$$

Also note that

$$\text{INT0} = \text{WINT0} \rightarrow \text{RINT0}$$

Figure 17.Connecting Two CPUs




Figure 18.Main CPU Flowchart





Figure 19.Sub CPU Flowchart




14. ORDERING INFORMATION

Ordering Information


Part Number	Device Marking	Package Type	Body size (mm)	Temperature (°C)	MSL	Transport Media	Package Quantity
XD71055	XD71055	DIP40	52.32 * 13.80	-40 to +85	MSL3	Tube 9	180
XP71055	XP71055	PLCC44	16.58 * 16.58	-40 to +85	MSL3	T&R	500

15. DIMENSIONAL DRAWINGS

PLCC44



DIP40



[if you need help contact us. Xinluda reserves the right to change the above information without prior notice.]