


1. DESCRIPTION


The XD71055 is a low-power CMOS programmable parallel interface unit for use in microcomputer systems. Typically, the unit's three I/O ports interface peripheral devices to the system bus.

2. FEATURES

- Three 8-bit I/O ports
- Three programmable operation modes
- Bit manipulation command
- Microcomputer compatible
- Single +5V $\pm 10\%$ power supply
- Industrial temperature range: -40 to +85°C
- 8MHz and 10MHz

3. PIN CONFIGURATIONS





4. PIN IDENTIFICATION

Symbol	Function
$\overline{CS}$	Chip select input
GND	Ground
A1,A0	Address inputs 1 and 0
P0 ₇ -P0 ₀	I/O port 0,bits 7-0
P1 ₇ -P1 ₀	I/O port 1,bits 7-0
P2 ₇ -P2 ₀	I/O port 2,bits 7-0
IC	Internally connected
V _{DD}	+5V
D ₇ -D ₀	I/O data bus
RESET	Reset input
$\overline{WR}$	Write strobe input
$\overline{RD}$	Read strobe input
NC	No connection

5. PIN FUNCTIONS

D₇-D₀(Data Bus)

D₇-D₀ make up an 8-bit,three-state,bidirectional data bus.The bus is connected to the system data bus.It is used to send commands to the XD71055 and to send data to and from the XD71055.

$\overline{\text{CS}}$ (Chip Select)

The $\overline{\text{CS}}$ input is used to select the XD71055.When $\overline{\text{CS}}=0$,the XD71055 is selected and the states of the D₇-D₀ pins are determined by the $\overline{\text{RD}}$ and $\overline{\text{WR}}$ inputs.When $\overline{\text{CS}}=1$, the XD71055 is not selected and its data bus is high-impedance.

$\overline{\text{RD}}$ (Read Strobe)

The $\overline{\text{RD}}$ input is set low when data is being read from the XD71055 data bus.

$\overline{\text{WR}}$ (Write Strobe)

The $\overline{\text{WR}}$ input should be set low when data is to be written to the XD71055 data bus.The contents of the data bus are written to the XD71055 at the rising edge (low to high) of the $\overline{\text{WR}}$ signal.

A₁,A₀ (Address)

The A₁ and A₀ inputs are used in combination with the $\overline{\text{RD}}$ and $\overline{\text{WR}}$ signals to select one of the three ports or the command register.A₁ and A₀ are usually connected to the lower two bits of the system address to the lower two bits of the system address bus(table 1).

RESET(Reset)

When the RESTE input is high,the XD71055 is reset.The group 0 and the group 1 ports are set to mode 0(basic I/O port mode).All port bits are set to mode 0 (basic I/O port mode).All port bits are cleared to zero and all ports are set for input.


P07-P00,P17-710,P27-P20 (ports 0,1,2)

Pins P07-P00,P17-P10,and P27-P20 are the port 0,1,and 2 I/O pins,bits 7-0,respectively.

IC(Internally Connected)

Pins marked IC are used internally and must be left unconnected.

6. BLOCK DIAGRAM



7. FUNCTIONAL DESCRIPTION

Ports 0,1,2

The XD71055 has three 8-bit I/O ports, referred to as port 0, and port 2. These ports are divided into two groups, group 0 and group 1. The groups can be in one of three modes, mode 0, mode 1, and mode 2. Modes can be set independently for each group.

When port 0 is in mode 0, port 0 and the four upper bits of port 2 belong to group 0, and port 1 and the four lower bits of port 2 belong to group 1. When port 0 is in mode 1 or 2, port 0 and the 5 upper bits of port 2 belong to group 0 and port 1 and the three lower bits of port 2 belong to group 1.

Command Register

The host writes command words to the XD71055 in this register. These commands control group 0 and group 1. Note that the contents of this register cannot be read.

Group 0 Control and Group 1 Control

These blocks control the operation of group 0 and group 1.

Read/Write Control

The read/write control controls the read/write operations for the ports and the data bus in response to the $\overline{RD}$, $\overline{WR}$, $\overline{CS}$, and address signals. It also handles RESET signals and the A0, A1 address inputs.

Data Bus Buffer

The data bus buffer latches information going to or from the system data bus.

8. ABSOLUTE MAXIMUM RATINGS

$T_A=25^{\circ}\text{C}$

Power supply voltage,VDD	-0.5 to +7.0V
Input voltage,VI	-0.5 to VDD +0.3V
Output voltage,VO	-0.5 to VDD +0.3V
Power dissipation,PD _{MAX}	500mW
Operating temperature,T _{OPT}	-40°C to +85°C
Storage temperature,T _{STG}	-65°C to +150°C

9. DC CHARACTERISTICS

Limits					
Parameter	Symbol	Min	Max	Unit	Conditions
Input high voltage	V _{IH}	2.2	V _{DD} +0.3	V	
Input low voltage	V _{IL}	-0.5	0.8	V	
Output high voltage	V _{OH}	0.7V _{DD}		V	I _{OH} =-400μA
Output low voltage	V _{OL}			V	I _{OL} =2.5mA
Darlington drive current	I _{OH}	-1	-4	mA	See test setup diagram
Input leakage current high	I _{LIH}		10	μA	V _I =V _{DD}
Input leakage current low	I _{LIL}		-10	μA	V _I =0V
Output leakage Current high	I _{LOH}		10	μA	V _O =V _{DD}
Output leakage Current low	I _{LOL}		-10	μA	V _O =0V
Supply current (dynamic)	I _{DD1}		10	mA	Normal operation
Supply current (standby)	I _{DD2}		50	μA	Inputs:RESET=0.1V Others=V _{DD} -0.1V Outputs:Open

10. CAPACITANCE

$T_A=25^{\circ}\text{C}; V_{CC}=0\text{V}$

Limits					
Parameter	Symbol	Min	Max	Unit	Conditions
Input capacitance	C _I		10	pF	f _c =1MHz Unmeasured pins returned to 0V
I/O capacitance	C _{IO}		20	pF	

11. AC CHARACTERISTICS

8 MHz Limits				10 MHz Limits			
Parameter	Symbol	Min	Max	Min	Max	Unit	Conditions
Read Timing							
A1,A0, $\overline{CS}$ set-up to $\overline{RD}\downarrow$	t_{SAR}	0		0		ns	
$\overline{A1},A0,\overline{CS}$ hold from $\overline{RD}\uparrow$	t_{HRA}	0		0		ns	
$\overline{RD}$ pulse width	t_{RRL}	160		150		ns	
Data delay from $\overline{RD}\downarrow$	t_{DRD}		120		100	ns	$C_L=150pF$
Data float from $\overline{RD}\uparrow$	t_{FRD}	10	85	10	60	ns	$C_L=20pF$ $R_L=2k\Omega$
Read recovery time	t_{RV}	200		150		ns	
Write Timing							
$\overline{A1},A0,\overline{CS}$ set-up to $\overline{WR}\downarrow$	t_{SAW}	0		0		ns	
$\overline{A1},A0,\overline{CS}$ set-up to $\overline{WR}\uparrow$	t_{HWA}	0		0		ns	
$\overline{WR}$ pulse width	t_{WWL}	120		100		ns	
Data set-up to $\overline{WR}\uparrow$	t_{SDW}	100		100		ns	
Data hold from $\overline{WR}\uparrow$	t_{HWD}	0		0		ns	
Write recovery time	t_{RV}	200		150		ns	
Other Timing							
Port set-up time $\overline{RD}\downarrow$	t_{SPR}	0		0	350	ns	$C_L=150pF$
Port hold time from $\overline{RD}\uparrow$	t_{HRP}	0		0		ns	
Port set-up time to $\overline{STB}\downarrow$	t_{SPS}	0		0		ns	
Port hold time from $\overline{STB}\uparrow$	t_{HSP}	150		150		ns	
Port delay time from $\overline{WR}\uparrow$	t_{DWP}		350		200	ns	$C_L=150pF$
$\overline{STB}$ pulse width	t_{SSL}	350		100		ns	
$\overline{DAK}$ pulse width	t_{DADAL}	300		100		ns	
Port delay time from $\overline{DAK}\downarrow$ (mode 2)	t_{DDAP}		300		150	ns	$C_L=150pF$
Port float time from $\overline{DAK}\uparrow$ (mode 2)	t_{FDAP}	20	250	20	250	ns	$C_L=20pF$ $R_L=2k\Omega$


$\overline{\text{OBF}}$ set delay from WR $\uparrow$	t_{DWOB}		300		150	ns	$C_L=150\text{pF}$
$\overline{\text{OBF}}$ clear delay from DAK $\downarrow$	t_{DDAOB}		350		150	ns	
$\overline{\text{IBF}}$ set delay from STB $\downarrow$	t_{DSIB}		300		150	ns	
$\overline{\text{IBF}}$ clear delay from RD $\uparrow$	t_{DRIB}		300		150	ns	
$\overline{\text{INT}}$ set delay from DAK $\uparrow$	t_{DDAI}		350		150	ns	
$\overline{\text{INT}}$ clear delay from WR $\downarrow$	t_{DWI}		450		200	ns	
$\overline{\text{INT}}$ set delay from STB $\uparrow$	t_{DSI}		300		150	ns	
$\overline{\text{INT}}$ clear delay from RD $\downarrow$	t_{DRI}		400		200	ns	
RESET pulse width	t_{RESET1}	50		50		μs	During right after power-on
	t_{RESET2}	500		500		ns	During operation

12. TIMING WAVEFORMS


AC Test Waveform




Mode 1:Output




Timing Mode 0:Input




Recovery Time



Mode 0:Output



Mode 1:Input



13. TIMING WAVEFORM

Mode 2




Figure 1. Mode Select Command Word




Figure 2. Bit Manipulation Command Word




Figure 3. Bit Manipulation Command Word Example




Figure 4. Mode 0




Figure 5. Mode 0 Input Timing




Figure 6. Mode 0 Output Timing




Figure 7. A/D Converter Connection Example




Figure 8. A/D Converter Example

<pre> READ_A/D: MOV AL,10011000B OUT CTRLPORT,AL MOV AL,00000001B OUT CTRLPORT,AL WAIT_EOC: IN AL,PORT2 TEST1 AL,7 BNZ WAIT_EOC IN AL,PORT0 RET </pre>	<pre> ; XD71055 Mode Setting: ; Group 0, group 1 in mode 0 ; Port 0 & port 2 (upper) are inputs ; Port 1 & port 2 (lower) are outputs ; Conversion starts by setting P20 high ; End of conversion wait loop ; Conversion ends when P27 = 0 ; Read A/D converted values </pre>
--	---

Figure 9. Mode 1 Input






Figure 10. Mode 1 Input Timing




Note: If STB goes low here before IBF goes low, original contents of port latch will change. STB must be kept high until IBF goes low to prevent loss of data.

Figure 11. Mode 1 Output



*Note: Bit P23 is available in Group 1 only when Group 0 is Mode 0. For all other conditions P23 is part of Group 0. This diagram shows how bit P23 would be used if Group 1 was in Mode 1.

Figure 12. Mode 1 Output Timing



Note: If data is written to the μPD71055 before $\overline{OBF}$ goes high the original contents of the port latch will change. Data must not be written while $\overline{OBF}$ is low to prevent loss of data

Figure 13. Connection to Printer




Figure 14. Printer Example Subroutine

;This subroutine sends character strings to the printer

```

INIT:      MOV      AL,10101000B      ; XD71055 Mode Setting:
                                           ;Group 0: mode 1 output
                                           ;Group 1: mode 0

          OUT      CTRLPORT,AL
          RET

SENDPRN:   MOV      BW,DATA            ;Output data address
PRNLOOP:   MOV      AL,[BW]
          CMP      AL,0FFH            ;End if data = 0FFH
          BNZ      WAIT
          RET

WAIT:      IN       AL,PORT2
          TEST1    AL,7                ;Wait until output buffer is empty
          BZ       WAIT
          TEST1    AL,5                ;Wait until printer can accept data
          BNZ      WAIT
          MOV      AL,[BW]
          OUT      PORT0,AL           ;Send data to printer
          INC      BW
          BR       PRNLOOP
    
```

Figure 15. Printer Example Subroutine





Figure 16. Mode 2 Timing

WIE0 = 1
RIE0 = 1



Note:

$\overline{WINT0}$ and $\overline{RINT0}$ are internal signals and are write and read interrupt request signals to the CPU, respectively.

$\overline{WINT0} = \overline{OBF0} (*) \overline{WIE0} (*) \overline{DAK0} (*) \overline{WR0}$

$\overline{RINT0} = \overline{IBF0} (*) \overline{RIE0} (*) \overline{STB0} (*) \overline{RD0}$

Also note that

$\overline{INT0} = \overline{WINT0} (-) \overline{RINT0}$

Figure 17. Connecting Two CPUs




Figure 18. Main CPU Flowchart





Figure 19.Sub CPU Flowchart





14. ORDERING INFORMATION

Ordering Information

Part Number	Device Marking	Package Type	Body size (mm)	Temperature (°C)	MSL	Transport Media	Package Quantity
XD71055	XD71055	DIP40	52.32 * 13.80	-40 to +85	MSL3	Tube 9	180
XP71055	XP71055	PLCC44	16.58 * 16.58	-40 to +85	MSL3	T&R	500

15. DIMENSIONAL DRAWINGS



[if you need help contact us. Xinluda reserves the right to change the above information without prior notice]