

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



Programmable System-on-Chip (PSoC)

General Description

PSoC[®] 4 is a scalable and reconfigurable platform architecture for a family of programmable embedded system controllers with an Arm[®] Cortex[®]-M0 CPU. It combines programmable and reconfigurable analog and digital blocks with flexible automatic routing. The PSoC 4200DS product family, based on this platform architecture, is a combination of a microcontroller with digital programmable logic, programmable interconnect, and standard communication and timing peripherals. The PSoC 4200DS products will be fully compatible with members of the PSoC 4 platform for new applications and design needs. The programmable digital subsystem allows flexibility and in-field tuning of the design.

Features

32-bit MCU Subsystem

- 48 MHz Arm Cortex-M0 CPU with single-cycle multiply
- Up to 64 kB of flash with Read Accelerator
- Up to 8 kB of SRAM
- DMA engine

Programmable Digital

- Four programmable logic blocks, each with 8 Macrocells and an 8-bit data path (called universal digital blocks or UDBs)
- Programmable I/O block (PRGIO) provides the ability to perform Boolean functions in the I/O signal path
- Cypress-provided peripheral component library, user-defined state machines, and Verilog input

Low Power 1.71 to 5.5 V Operation

■ Low-power Deep Sleep Mode with GPIO pin wakeup

Serial Communication

■ Three independent run-time reconfigurable serial communication blocks (SCBs) with reconfigurable I²C, SPI, or UART functionality

Timing and Pulse-Width Modulation

- Four 16-bit timer/counter pulse-width modulator (TCPWM) blocks
- Center-aligned, Edge, and Pseudo-random modes
- Comparator-based triggering of Kill signals for motor drive and other high-reliability digital logic applications

Packages

- 25-ball CSP package 2.07 mm × 2.11 mm, 28-pin SSOP package.
- Up to 21 programmable GPIOs
- GPIO drive modes, strengths, and slew rates are programmable

PSoC Creator Design Environment

- Integrated development environment (IDE) provides schematic design entry and build (with analog and digital automatic routing)
- Application programming interface (API) component for all fixed-function and programmable peripherals

Industry-Standard Tool Compatibility

■ After schematic entry, development can be done with Arm-based industry-standard development tools

Cypress Semiconductor Corporation
Document Number: 001-98044 Rev. *E



More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article KBA86521, How to Design with PSoC 3, PSoC 4, and PSoC 5LP. Following is an abbreviated list for PSoC 4:

- Overview: PSoC Portfolio, PSoC Roadmap
- Product Selectors: PSoC 1, PSoC 3, PSoC 4, PSoC 5LP In addition, PSoC Creator includes a device selection tool.
- Application notes: Cypress offers a large number of PSoC application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 4 are:
 - □ AN79953: Getting Started With PSoC 4
 - □ AN88619: PSoC 4 Hardware Design Considerations
 - □ AN86439: Using PSoC 4 GPIO Pins
 - □ AN57821: Mixed Signal Circuit Board Layout
 - □ AN81623: Digital Design Best Practices
 - □ AN73854: Introduction To Bootloaders
 - □ AN89610: Arm Cortex Code Optimization

- Technical Reference Manual (TRM) is in two documents:
 - ☐ Architecture TRM details each PSoC 4 functional block.
 - □ Registers TRM describes each of the PSoC 4 registers.

■ Development Kits:

- □ CY8CKIT-042, PSoC 4 Pioneer Kit, is an easy-to-use and inexpensive development platform. This kit includes connectors for Arduino™ compatible shields and Digilent® Pmod™ daughter cards.
- □ CY8CKIT-049 is a very low-cost prototyping platform. It is a low-cost alternative to sampling PSoC 4 devices.
- CY8CKIT-001 is a common development platform for any one of the PSoC 1, PSoC 3, PSoC 4, or PSoC 5LP families of devices.

The MiniProg3 device provides an interface for flash programming and debug.

PSoC Creator

PSoC Creator is a free Windows-based Integrated Design Environment (IDE). It enables concurrent hardware and firmware design of PSoC 3, PSoC 4, and PSoC 5LP based systems. Create designs using classic, familiar schematic capture supported by over 100 pre-verified, production-ready PSoC Components; see the list of component datasheets. With PSoC Creator, you can:

- 1. Drag and drop component icons to build your hardware system design in the main design workspace
- Codesign your application firmware with the PSoC hardware, using the PSoC Creator IDE C compiler
- 3. Configure components using the configuration tools
- 4. Explore the library of 100+ components
- 5. Review component datasheets

Eile Edit View Project Build Debug Tools Window Oebug ·10 · B Z 및 ■■■ Δ·2·Δ· [1134 · Q Q] [3 4 4 2 4 4 4 2 12 12 Component Catalog (142 cor 外区回居局 Closed-Loop Fan Temperature Sensors and Fans Analog Temperature Sensing 0 (External to PSoC) Vhigh 0_4 Vtherm_0_5 SPI

WART (908 m

WART [v2.30] Them Host Processor (I2C-Based Data Features A . 8 bit ▼ Supports 25 kHz, 50 kHz or user-Enter 2 datapoints (A, B) from duty cycle to RPM curve for e Supports fan speeds up to 25,000 RPM Fan number Duty cycle A (%) Duty cycle B (%) 1000 100 Fan Controller 25 1000 100 * * 25 1000 * 100 eoc A . 100 A. fan1 tach1 tach2 tach3 Datasheet OK fan3 ach4

Figure 1. Multiple-Sensor Example Project in PSoC Creator




Contents

PSoC 4200DS Block Diagram	4
Functional Definition	
CPU and Memory Subsystem	5
System Resources	
Analog Block	6
Programmable Digital	
Fixed Function Digital	
GPIO	
Pinouts	8
Power	10
Unregulated External Supply	10
Regulated External Supply	
Development Support	10
Documentation	10
Online	10
Tools	10
Electrical Specifications	11
Absolute Maximum Datings	

Device Level Specifications	11
Analog Peripherals	14
Digital Peripherals	
Memory	17
System Resources	17
Ordering Information	20
Part Numbering Conventions	21
Packaging	22
Acronyms	
Document Conventions	26
Units of Measure	26
Revision History	27
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	28
Products	
PSoC® Solutions	28
Cypress Developer Community	28
Technical Support	28



PSoC 4200DS Block Diagram



The PSoC 4200DS devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The Arm Serial_Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator Integrated Development Environment (IDE) provides fully integrated programming and debug support for PSoC 4200DS devices. The SWD interface is fully compatible with industry-standard third-party tools. The PSoC 4200DS family provides a level of security not possible with multi-chip application solutions or with microcontrollers. This is due to its ability to disable debug features, robust flash protection, and because it allows customer-proprietary functionality to be implemented in on-chip programmable blocks.

The debug circuits are enabled by default and can only be disabled in firmware. If not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. Because all programming, debug, and test interfaces are disabled when maximum device security is enabled, PSoC 4200DS with device security enabled may not be returned for failure analysis. This is a trade-off the PSoC 4200DS allows the customer to make.



Functional Definition

CPU and Memory Subsystem

CPU

The Cortex-M0 CPU in the PSoC 4200DS is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. Most instructions are 16 bits in length and execute a subset of the Thumb-2 instruction set. The Cypress implementation includes a hardware multiplier that provides a 32-bit result in one cycle. It includes a nested vectored interrupt controller (NVIC) block with 32 interrupt inputs and also includes a Wakeup Interrupt Controller (WIC), which can wake the processor up from the Deep Sleep mode allowing power to be switched off to the main processor when the chip is in the Deep Sleep mode. The Cortex-M0 CPU provides a Non-Maskable Interrupt (NMI) input, which is made available to the user when it is not in use for system functions requested by the user.

The CPU also includes a debug interface, the serial wire debug (SWD) interface, which is a 2-wire form of JTAG; the debug configuration used for PSoC 4200DS has four break-point (address) comparators and two watchpoint (data) comparators.

Flash

The PSoC 4200DS has a flash module with a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block. The flash accelerator delivers 85% of single-cycle SRAM access performance on average. Part of the flash module can be used to emulate EEPROM operation if required.

SRAM

8K of SRAM memory is provided.

SROM

A supervisory ROM that contains boot and configuration routines is provided.

DMA

A DMA engine, with eight channels, is provided that can do 32-bit transfers and has chainable ping-pong descriptors.

System Resources

Power System


The power system is described in detail in the section Power on page 10. It provides assurance that voltage levels are as required for each respective mode and either delay mode entry (on power-on reset (POR), for example) until voltage levels are as required for proper function or generate resets (brown-out detect (BOD)) or interrupts (low-voltage detect (LVD)). The PSoC 4200D operates with a single external supply over the range of 1.71 V to 5.5 V and has three different power modes, transitions between which are managed by the power system. The PSoC 4200D provides Active, Sleep, and Deep Sleep modes.

Clock System

The PSoC 4200DS clock system is responsible for providing clocks to all subsystems that require clocks and for switching between different clock sources without glitching. In addition, the clock system ensures that no meta-stable conditions occur.

The clock system for the PSoC 4200DS consists of the IMO (3 to 48 MHz) and the ILO (40-kHz nominal) internal oscillators, and provision for an external clock.

Figure 2. PSoC 4200DS MCU Clocking Architecture



The clk_hf signal can be divided down to generate synchronous clocks for the UDBs, and the analog and digital peripherals. There are a total of six clock dividers for the PSoC 4200DS, each with 16-bit divide capability, two of which support fractional baud-rate generation. The 16-bit capability allows a lot of flexibility in generating fine-grained frequency values and is fully supported in PSoC Creator.

IMO Clock Source

The IMO is the primary source of internal clocking in the PSoC 4200D. It is trimmed during testing to achieve the specified accuracy. Trim values are stored in nonvolatile memory. Trimming can also be done on the fly to allow in-field calibration. The IMO default frequency is 24 MHz and it can be adjusted between the range of 24 to 48 MHz. IMO tolerance with Cypress-provided calibration settings is ±2%. An IMO post-divider with possible divide values of 2, 4, or 8 can be used to divide the clock down to 3 MHz if required.

ILO Clock Source

The ILO is a very low power oscillator, nominally 40 kHz, which is primarily used to generate clocks for peripheral operation in Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Cypress provides a software component, which does the calibration.

Watchdog Timer

A watchdog timer is implemented in the clock block running from the low-frequency clock; this allows watchdog operation during Deep Sleep and generates a watchdog reset or an interrupt if not serviced before the timeout occurs. The watchdog reset is recorded in the Reset Cause register.



Reset

The PSoC 4200DS can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the reset. An XRES pin is reserved for external reset to avoid complications with configuration and multiple pin functions during power-on or reconfiguration.

Analog Block

Low-power Comparators

The PSoC 4200DS has a pair of low-power comparators, with two different power modes allowing trade-off of power versus response time.


Programmable Digital

Universal Digital Blocks (UDBs) and Port Interfaces

The PSoC 4200DS has four UDBs; the UDB array also provides a switched Digital System Interconnect (DSI) fabric that allows signals from peripherals and ports to be routed to and through the UDBs for communication and control. The UDB array is shown in the following figure.

UDBs can be clocked from a clock divider block, from a port interface (required for peripherals such as SPI), and from the DSI network directly or after synchronization.


Figure 3. UDB Array



A port interface is defined, which acts as a register that can be clocked with the same source as the PLDs inside the UDB array. This allows faster operation because the inputs and outputs can be registered at the port interface close to the I/O pins and at the edge of the array. The port interface registers can be clocked by one of the I/Os from the same port. This allows interfaces such as SPI to operate at higher clock speeds by eliminating the delay for the port input to be routed over DSI and used to register other inputs. The port interface is shown in Figure 4.

The UDBs can generate interrupts (one UDB at a time) to the interrupt controller. The UDBs retain the ability to connect to any pin on the chip through the DSI.

Figure 4. Port Interface



Document Number: 001-98044 Rev. *E



Fixed Function Digital

Timer/Counter/PWM (TCPWM) Block

The TCPWM block uses a16-bit counter with user-programmable period length. There is a Capture register to record the count value at the time of an event (which may be an I/O event), a period register which is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals, which are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as deadband programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an overcurrent state is indicated and the PWMs driving the FETs need to be shut off immediately with no time for software intervention. The PSoC 4200D has four TCPWM blocks.

Serial Communication Blocks (SCB)

The PSoC 4200D has three SCBs, which can each implement an I^2 C, UART, or SPI interface.

I²C Mode: The hardware I²C block implements a full multi-master and slave interface (it is capable of multimaster arbitration). This block is capable of operating at speeds of up to 1 Mbps (Fast Mode Plus) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. It also supports EZI²C that creates a mailbox address range in the memory of the PSoC 4200D and effectively reduces I²C communication to reading from and writing to an array in memory. In addition, the block supports an 8-deep FIFO for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read data on time. The FIFO mode is available in all channels and is very useful in the absence of DMA.

The I²C peripheral is compatible with the I²C Standard-mode, Fast-mode, and Fast-mode Plus devices as defined in the NXP I²C-bus specification and user manual (UM10204). The I²C bus I/O is implemented with GPIO in open-drain modes.

UART Mode: This is a full-feature UART operating at up to 1 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows

addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. An 8-deep FIFO allows much greater CPU service latencies to be tolerated. Note that hardware handshaking is not supported. This is not commonly used and can be implemented with a UDB-based UART in the system, if required.

SPI Mode: The SPI mode supports full Motorola SPI, TI SSP (essentially adds a start pulse used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI block can use the FIFO to buffer transfers.

GPIO

The PSoC 4200DS has 21 GPIOs in the 25-ball CSP package. The GPIO block implements the following:

- Eight drive strength modes including strong push-pull, resistive pull-up and pull-down, weak (resistive) pull-up and pull-down, open drain and open source, input only, and disabled
- Input threshold select (CMOS or LVTTL)
- Individual control of input and output disables
- Hold mode for latching previous state (used for retaining I/O state in Deep Sleep mode)
- Selectable slew rates for dV/dt related noise control to improve FMI

The pins are organized in logical entities called ports, which are 8-bit in width. During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin. Pin locations for fixed-function peripherals are also fixed to reduce internal multiplexing complexity (these signals do not go through the DSI network). DSI signals are not affected by this and any pin may be routed to any UDB through the DSI network.

Data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it (4 for the PSoC 4200DS).



Pinouts

Table 1 provides the pin list for the PSoC 4200DS. Pins 16, 17, and 18 are No-Connects in the 28-pin SSOP package.

Table 1. PSoC 4200DS Pin Description

28-Pir	n SSOP	25-Ba	all CSP			Alternate Func	tions for Pins			Din Description
Pin	Name	Pin	Name	Analog	PRGIO	Alt 1	Alt 2	Alt 3	Alt 4	Pin Description
19	P0.0	E4	P0.0	lpcomp.in_p[0]		tcpwm.line[2]			scb[0].spi_se- lect1	P0.0, LPC0, TCPWM2, SCB0
20	P0.1	E3	P0.1	lpcomp.in_n[0]		tcpwm.line compl[2]			scb[0].spi_se- lect2	P0.1, LPC0, TCPWM2, SCB0
21	P0.2	D3	P0.2			tcpwm.line[3]			scb[0].spi_se- lect3	P0.2, TCPWM3, SCB0
22	P0.4	E2	P0.4				scb[1].uart_rx	scb[1].i2c_sc	scb[1].spi_mosi	P0.4, SCB1
23	P0.5	C4	P0.5				scb[1].uart_tx	scb[1].i2c_sd a	scb[1].spi_miso	P0.5, SCB1
24	P0.6	C3	P0.6			ext_clk	scb[1].uart_cts		scb[1].spi_clk	P0.6, Ext Clock, SCB1
25	XRES	D2	XRES							XRES
26	VCCD	E1	VCCD							Regulator Output
28	VSSD	D1	VSSD							Power Supply
27	VDDD	C1	VDDD							Ground
1	P1.0	C2	P1.0			tcpwm.line[2]	scb[0].uart_rx	scb[0].i2c_sc	scb[0].spi_mosi	P1.0, TCPWM2, SCB0
2	P1.1	B2	P1.1			tcpwm.line compl[2]	scb[0].uart_tx	scb[0].i2c_sd a	scb[0].spi_miso	P1.1, TCPWM2, SCB0
3	P1.2	B1	P1.2			tcpwm.line[3]	scb[0].uart_cts		scb[0].spi_clk	P1.2, TCPWM3, SCB0
4	P1.3	A1	P1.3			tcpwm.line compl[3]	scb[0].uart_rts		scb[0].spi_se- lect0	P1.3, TCPWM3, SCB0
5	P2.2	В3	P2.2		prgio[0].io[2]		scb[2].uart_rx	scb[2].i2c_sc I	scb[2].spi_mosi	P2.2, PRG, SCB2
6	P2.3	A2	P2.3		prgio[0].io[3]		scb[2].uart_tx	scb[2].i2c_sd a	scb[2].spi_miso	P2.3, PRG. SCB2
7	P2.4	B4	P2.4		prgio[0].io[4]	tcpwm.line[0]	scb[2].uart_cts	lpcomp.comp [0]	scb[2].spi_clk	P2.4, PRG, TCPWM0, SCB2, LPC0
8	P2.5	A4	P2.5		prgio[0].io[5]	tcpwm.line compl[0]	scb[2].uart_rts		scb[2].spi_se- lect0	P2.5, PRG, TCPWM0, SCB2
9	P2.6	A3	P2.6		prgio[0].io[6]	tcpwm.line[1]			scb[2].spi_se- lect1	P2.6, PRG, TCPWM1, SCB2
10	P2.7	A5	P2.7		prgio[0].io[7]	tcpwm.line compl[1]			scb[2].spi_se- lect2	P2.7, PRG, TCPWM1, SCB2

Document Number: 001-98044 Rev. *E Page 8 of 28



Table 1. PSoC 4200DS Pin Description (continued)

28-Pin	28-Pin SSOP		II CSP			Alternate Funct	ions for Pins			Pin Description
Pin	Name	Pin	Name	Analog	PRGIO	Alt 1	Alt 2	Alt 3	Alt 4	Fill Description
11	P3.0	D5	P3.0			tcpwm.line[0]	scb[1].uart_rx	scb[1].i2c_sc	scb[1].spi_mosi	P3.0, TCPWM0, SCB1
12	P3.1	C5	P3.1			tcpwm.line compl[0]	scb[1].uart_tx	scb[1].i2c_sd a	scb[1].spi_miso	P3.1, TCPWM0, SCB1
13	P3.2	E5	P3.2			tcpwm.line[1]	scb[1].uart_cts	swd_data	scb[1].spi_clk	P3.2, TCPWM1, SCB1, SWD_IO
14	P3.3	B5	P3.3			tcpwm.line compl[1]	scb[1].uart_rts	swd_clk	scb[1].spi_se- lect0	P3.3, TCPWM1, SCB1, SWD_CLK
15	P3.4	D4	P3.4						scb[1].spi_se- lect1	P3.4, SCB1

Descriptions of the power pin functions are as follows:

VDDD: Power supply for the chip.

VSSD: Ground pin.

VCCD: Regulated digital supply (1.8 V ±5% if supplied externally).

Document Number: 001-98044 Rev. *E Page 9 of 28



Power

The supply voltage range is 1.71 to 5.5 V with all functions and circuits operating over that range.

The PSoC 4200DS family allows two distinct modes of power supply operation: Unregulated External Supply and Regulated External Supply modes.

Unregulated External Supply

In this mode, the PSoC 4200DS is powered by an External Power Supply that can be anywhere in the range of 1.8 to 5.5 V. This range is also designed for battery-powered operation, for instance, the chip can be powered from a battery system that starts at 3.5V and works down to 1.8 V. In this mode, the internal regulator of the PSoC 4200DS supplies the internal logic and the VCCD output of the PSoC 4200DS must be bypassed to ground via an external capacitor.

Bypass capacitors must be used from VDDD to ground, typical practice for systems in this frequency range is to use a capacitor in the 1 μF range in parallel with a smaller capacitor (0.1 μF , for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the Bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

Power Supply	Typical Bypass Capacitors
	0.1- μF ceramic at each pin plus bulk capacitor 1 to 10 μF .
VCCD-VSS	0.1-μF ceramic capacitor at the VCCD pin

Regulated External Supply

In this mode, the PSoC 4200DS is powered by an external power supply that must be within the range of 1.71 to 1.89 V (1.8 \pm 5%); note that this range needs to include power supply ripple. In this mode, VCCD and VDDD pins are shorted together and bypassed. The internal regulator should be disabled in firmware.

Development Support

The PSoC 4200DS family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit www.cypress.com/psoc4 to find out more.

Documentation

A suite of documentation supports the PSoC 4200DS family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

Software User Guide: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

Component Datasheets: The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

Application Notes: PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

Technical Reference Manual: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers.

Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

Tools

With industry standard cores, programming, and debugging interfaces, the PSoC 4200DS family is part of a development tool ecosystem. Visit us at www.cypress.com/psoccreator for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.



Electrical Specifications

Absolute Maximum Ratings

Table 2. Absolute Maximum Ratings^[1]

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID1	V _{DD_ABS}	Analog or digital supply relative to V_{SS} ($V_{SSD} = V_{SSA}$)	-0.5	-	6	V	Absolute maximum
SID2	V _{CCD_ABS}	Direct digital core voltage input relative to V _{SSD}	-0.5	-	1.95	V	Absolute maximum
SID3	V _{GPIO_ABS}	GPIO voltage; V _{DDD} or V _{DDA}	-0.5	_	V _{DD} +0.5	V	Absolute maximum
SID4	I _{GPIO_ABS}	Current per GPIO	-25	-	25	mA	Absolute maximum
SID5	I _{G-PIO_injection}	GPIO injection current per pin	-0.5	-	0.5	mA	Absolute maximum
BID44	ESD_HBM	Electrostatic discharge human body model	2200	-	-	V	_
BID45	ESD_CDM	Electrostatic discharge charged device model	500	-	_	V	_
BID46	LU	Pin current for latch-up	-140	_	140	mA	_

Device Level Specifications

All specifications are valid for -40 °C \leq TA \leq 85 °C and TJ \leq 100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

Table 3. DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID53	V_{DDD}	Power supply input voltage unregulated	1.8	_	5.5	V	With on-chip internal regulator enabled
SID255	V_{DDD}	Power supply input voltage externally regulated	1.71	1.8	1.89	V	Externally regulated within this range
SID54	V _{CCD}	Output voltage (for core logic)	_	1.8	_	V	_
SID55	C _{EFC}	External regulator voltage bypass	_	0.1	_	μF	X5R ceramic or better
SID56	C _{EXC}	Power supply decoupling capacitor	_	1	_	μF	X5R ceramic or better
Active Mod	е						
SID6	I _{DD1}	Execute from flash; CPU at 6 MHz	_	2.1	2.85	mA	_
SID7	I _{DD2}	Execute from flash; CPU at 12 MHz	_	3.6	4	mA	_
SID8	I _{DD3}	Execute from flash; CPU at 24 MHz	_	5.3	6	mA	_
SID9	I _{DD4}	Execute from flash; CPU at 48 MHz	_	9.8	13	mA	_
Sleep Mode)						
SID21	I _{DD16}	I ² C wakeup, WDT, and comparators on. Regulator off.	_	1.45	1.65	mA	V _{DD} = 1.71 to 1.89, 6 MHz
SID22	I _{DD17}	I ² C wakeup, WDT, and comparators on.	_	1.8	2.45	mA	V _{DD} = 1.8 to 5.5, 6 MHz
SID23	I _{DD18}	I ² C wakeup, WDT, and comparators on. Regulator off.	_	1.6	1.9	mA	V _{DD} = 1.71 to 1.89, 12 MHz

Note

Document Number: 001-98044 Rev. *E Page 11 of 28

Usage above the absolute maximum conditions listed in Table 2 may cause permanent damage to the device. Exposure to absolute maximum conditions for extended
periods of time may affect device reliability. The maximum storage temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature
Storage Life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.



Table 3. DC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions				
SID24	I _{DD19}	I ² C wakeup, WDT, and comparators on.	_	2	2.7	mA	V _{DD} = 1.8 to 5.5, 12 MHz				
Deep Sleep Mode, -40 °C to + 60 °C (Guaranteed by characterization)											
SID30	I _{DD25}	I ² C wakeup and WDT on. Regulator off.	_	2	15	μΑ	V _{DD} = 1.71 to 1.89				
SID31	I _{DD26}	I ² C wakeup and WDT on.	_	2	15	μΑ	$V_{DD} = 1.8 \text{ to } 3.6$				
SID32	I _{DD27}	I ² C wakeup and WDT on.	_	2	15	μΑ	$V_{DD} = 3.6 \text{ to } 5.5$				
Deep Sleep	Mode, +85 °C (G	uaranteed by characterization)									
SID33	I _{DD28}	I ² C wakeup and WDT on. Regulator off.	_	4	45	μA	V _{DD} = 1.71 to 1.89				
SID34	I _{DD29}	I ² C wakeup and WDT on.	_	4	45	μΑ	$V_{DD} = 1.8 \text{ to } 3.6$				
SID35	I _{DD30}	I ² C wakeup and WDT on.	_	4	45	μΑ	$V_{DD} = 3.6 \text{ to } 5.5$				
XRES curre	XRES current										
SID307	I _{DD_XR}	Supply current while XRES (Active Low) asserted	-	2	5	mA					

Table 4. AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID48	F _{CPU}	CPU frequency	DC	_	48	MHz	$1.71 \le V_{DD} \le 5.5$
SID49	T _{SLEEP}	Wakeup from sleep mode	_	0	_	μs	Guaranteed by characterization
SID50	T _{DEEPSLEEP}	Wakeup from Deep Sleep mode	_	_	35	μs	Guaranteed by characterization
SID52	T _{RESETWIDTH}	External reset pulse width	1	_	_	μs	Guaranteed by characterization

GPIO

Table 5. GPIO DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID57	V _{IH} ^[2]	Input voltage high threshold	0.7 × V _{DDD}	-	_	V	CMOS Input
SID58	V _{IL}	Input voltage low threshold	-	-	0.3 × V _{DDD}	V	CMOS Input
SID241	V _{IH} ^[2]	LVTTL input, V _{DDD} < 2.7 V	0.7× V _{DDD}	_	_	V	-
SID242	V _{IL}	LVTTL input, V _{DDD} < 2.7 V	_	_	0.3 × V _{DDD}	V	-
SID243	V _{IH} ^[2]	LVTTL input, V _{DDD} ≥ 2.7 V	2.0	_	_	V	_
SID244	V _{IL}	LVTTL input, V _{DDD} ≥ 2.7 V	_	_	0.8	V	_
SID59	V _{OH}	Output voltage high level	V _{DDD} – 0.6	-	_	V	I _{OH} =4 mAat3 V V _{DDD}
SID60	V _{OH}	Output voltage high level	V _{DDD} – 0.5	-	_	V	I _{OH} = 1 mA at 1.8 V V _{DDD}
SID61	V _{OL}	Output voltage low level	_	_	0.6	V	I _{OL} = 4 mA at 1.8 V V _{DDD}

Document Number: 001-98044 Rev. *E Page 12 of 28

Note 2. V_{IH} must not exceed V_{DDD} + 0.2 V.



Table 5. GPIO DC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID62	V _{OL}	Output voltage low level	_	-	0.6	٧	I _{OL} = 8 mA at 3 V V _{DDD}
SID62A	V _{OL}	Output voltage low level	_	-	0.4	٧	I _{OL} = 3 mA at 3 V V _{DDD}
SID63	R _{PULLUP}	Pull-up resistor	3.5	5.6	8.5	kΩ	_
SID64	R _{PULLDOWN}	Pull-down resistor	3.5	5.6	8.5	kΩ	_
SID65	I _{IL}	Input leakage current (absolute value)	-	-	2	nA	25 °C, V _{DDD} = 3.0 V
SID66	C _{IN}	Input capacitance	_	_	7	pF	_
SID67	V _{HYSTTL}	Input hysteresis LVTTL	25	40	-	mV	$V_{DDD} \ge 2.7 \text{ V}$
SID68	V _{HYSCMOS}	Input hysteresis CMOS	0.05 × V _{DDD}	_	ı	mV	-
SID69	I _{DIODE}	Current through protection diode to V _{DD} /Vss	_	_	100	μ A	Guaranteed by characterization
SID69A	I _{TOT_GPIO}	Maximum Total Source or Sink Chip Current	_	_	200	mA	Guaranteed by characterization

Table 6. GPIO AC Specifications

(Guaranteed by Characterization)[3]

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID70	T _{RISEF}	Rise time in fast strong mode	2	-	12	ns	3.3 V V _{DDD} , Cload = 25 pF
SID71	T _{FALLF}	Fall time in fast strong mode	2	-	12	ns	3.3 V V _{DDD} , Cload = 25 pF
SID72	T _{RISES}	Rise time in slow strong mode	10	-	60	ns	3.3 V V _{DDD} , Cload = 25 pF
SID73	T _{FALLS}	Fall time in slow strong mode	10	-	60	ns	3.3 V V _{DDD} , Cload = 25 pF
SID74	F _{GPIOUT1}	GPIO Fout; $3.3 \text{ V} \le \text{V}_{DDD} \le 5.5 \text{ V}$. Fast strong mode.	_	-	33	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID75	F _{GPIOUT2}	GPIO Fout; 1.7 $V \le V_{DDD} \le 3.3 \text{ V. Fast}$ strong mode.	_	-	16.7	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID76	F _{GPIOUT3}	GPIO Fout; $3.3 \text{ V} \le \text{V}_{DDD} \le 5.5 \text{ V}$. Slow strong mode.	_	-	7	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID245	F _{GPIOUT4}	GPIO Fout; 1.7 V \leq V _{DDD} \leq 3.3 V. Slow strong mode.	-	-	3.5	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID246	F _{GPIOIN}	GPIO input operating frequency; 1.71 V ≤ V _{DDD} ≤ 5.5 V	_	_	48	MHz	90/10% V _{IO}

Document Number: 001-98044 Rev. *E Page 13 of 28

Note
3. Simultaneous switching transitions on many fully-loaded GPIO pins may cause ground perturbations depending on several factors including PCB and decoupling capacitor design. For applications that are very sensitive to ground perturbations, the slower GPIO slew rate setting may be used.



XRES

Table 7. XRES DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID77	V _{IH}	Input voltage high threshold	0.7 × V _{DDD}	_	_	V	CMOS Input
SID78	V _{IL}	Input voltage low threshold	_	_	0.3 × V _{DDD}	V	CMOS Input
SID79	R _{PULLUP}	Pull-up resistor	3.5	5.6	8.5	kΩ	_
SID80	C _{IN}	Input capacitance	_	3	_	pF	_
SID81	V _{HYSXRES}	Input voltage hysteresis	_	100	_	mV	Guaranteed by characterization
SID82	I _{DIODE}	Current through protection diode to V _{DDD} /V _{SS}	_	_	100	μA	Guaranteed by characterization

Table 8. XRES AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID83	T _{RESETWIDTH}	Reset pulse width	1	1	1	μs	Guaranteed by characterization

Analog Peripherals

Comparator

Table 9. Comparator DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID85	V _{OFFSET2}	Input offset voltage, Common Mode voltage range from 0 to V _{DD} -1	_	-	±4	mV	_
SID86	V _{HYST}	Hysteresis when enabled, Common Mode voltage range from 0 to V _{DD} -1.	_	10	35	mV	Guaranteed by characterization
SID87	V _{ICM1}	Input common mode voltage in normal mode	0	_	V _{DDD} – 0.1	V	Modes 1 and 2.
SID247	V _{ICM2}	Input common mode voltage in low-power mode	0	_	V _{DDD}	V	_
SID88	CMRR	Common mode rejection ratio	50	-	_	dB	V _{DDD} ≥ 2.7 V. Guaranteed by characterization
SID88A	CMRR	Common mode rejection ratio	42	-	_	dB	V _{DDD} < 2.7 V. Guaranteed by characterization
SID89	I _{CMP1}	Block current, normal mode	_	_	400	μΑ	Guaranteed by characterization
SID248	I _{CMP2}	Block current, low power mode	_	_	100	μΑ	Guaranteed by characterization
SID90	Z _{CMP}	DC input impedance of comparator	35	_	-	ΜΩ	Guaranteed by characterization

Table 10. Comparator AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID91	T _{RESP1}	Response time, normal mode	_	-	110	ns	50-mV overdrive
SID258	T _{RESP2}	Response time, low power mode	_	-	200	ns	50-mV overdrive

Document Number: 001-98044 Rev. *E Page 14 of 28



Digital Peripherals

The following specifications apply to the Timer/Counter/PWM peripheral in timer mode.

Timer/Counter/PWM

Table 11. TCPWM Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.TCPWM.1	ITCPWM1	Block current consumption at 3 MHz	_	-	45	μA	All modes (Timer/Counter/PWM)
SID.TCPWM.2	ITCPWM2	Block current consumption at 12 MHz	_	_	155	μA	All modes (Timer/Counter/PWM)
SID.TCPWM.2A	ITCPWM3	Block current consumption at 48 MHz	_	-	650	μA	All modes (Timer/Counter/PWM)
SID.TCPWM.3	TCPWMFREQ	Operating frequency	-	1	Fc	MHz	Fc max = Fcpu. Maximum = 48 MHz
SID.TCPWM.4	TPWMENEXT	Input Trigger Pulse Width for all Trigger Events	2/Fc	-	-	ns	Trigger Events can be Stop, Start, Reload, Count, Capture, or Kill depending on which mode of operation is selected.
SID.TCPWM.5	TPWMEXT	Output Trigger Pulse widths	2/Fc	-	-	ns	Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) trigger outputs
SID.TCPWM.5A	TCRES	Resolution of Counter	1/Fc	-	_	ns	Minimum time between successive counts
SID.TCPWM.5B	PWMRES	PWM Resolution	1/Fc	_	_	ns	Minimum pulse width of PWM Output
SID.TCPWM.5C	QRES	Quadrature inputs resolution	1/Fc	_	_	ns	Minimum pulse width between Quadrature phase inputs.

P_C

Table 12. Fixed I²C DC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID149	I _{I2C1}	Block current consumption at 100 kHz	_	_	50	μA	_
SID150	I _{I2C2}	Block current consumption at 400 kHz	_	_	135	μΑ	_
SID151	I _{I2C3}	Block current consumption at 1 Mbps	_	_	310	μΑ	_
SID152	I _{I2C4}	I ² C enabled in Deep Sleep mode	-	_	1.4	μΑ	_

Table 13. Fixed I²C AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID153	F _{I2C1}	Bit rate	1	1	1	Mbps	_

Document Number: 001-98044 Rev. *E Page 15 of 28



Table 14. Fixed UART DC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID160	I _{UART1}	Block current consumption at 100 Kbits/sec	-	ı	55	μΑ	_
SID161	I _{UART2}	Block current consumption at 1000 Kbits/sec	-	1	312	μA	_

Table 15. Fixed UART AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID162	F _{UART}	Bit rate	_	-	1	Mbps	_

SPI Specifications

Table 16. Fixed SPI DC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID163	I _{SPI1}	Block current consumption at 1 Mbits/sec	-	-	360	μΑ	_
SID164	I _{SPI2}	Block current consumption at 4 Mbits/sec	_	_	560	μΑ	_
SID165	I _{SPI3}	Block current consumption at 8 Mbits/sec	_	_	600	μA	-

Table 17. Fixed SPI AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID166	OFF	SPI operating frequency (master; 6X oversampling)	1	1	8	MHz	_

Table 18. Fixed SPI Master mode AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units
SID167	T _{DMO}	MOSI valid after Sclock driving edge	_	-	15	ns
SID168	T _{DSI}	MISO valid before Sclock capturing edge. Full clock, late MISO Sampling used	20	-	_	ns
SID169	T _{HMO}	Previous MOSI data hold time with respect to capturing edge at Slave	0	ı	_	ns

Document Number: 001-98044 Rev. *E Page 16 of 28



Table 19. Fixed SPI Slave mode AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units
SID170	T _{DMI}	MOSI valid before Sclock capturing edge	40	_	_	ns
SID171	T _{DSO}	MISO valid after Sclock driving edge	-	_	42 + 3 × (1/FCPU)	ns
SID171A	T _{DSO_ext}	MISO valid after Sclock driving edge in Ext. Clock mode	-	_	48	ns
SID172	T _{HSO}	Previous MISO data hold time	0	_	_	ns
SID172A	T _{SSELSCK}	SSEL Valid to first SCK Valid edge	100	_	_	ns

Memory

Table 20. Flash DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID173	V_{PE}	Erase and program voltage	1.71	1	5.5	V	_

Table 21. Flash AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID174	T _{ROWWRITE}	Row (block) write time (erase and program)	_	-	20	ms	Row (block) = 256 bytes
SID175	T _{ROWERASE}	Row erase time	_	_	13	ms	_
SID176	T _{ROWPROGRAM}	Row program time after erase	_	1	7	ms	_
SID178	T _{BULKERASE}	Bulk erase time (64 KB)	_	_	35	ms	_
SID180	T _{DEVPROG}	Total device program time	_	-	15	seconds	Guaranteed by characterization
SID181	F _{END}	Flash endurance	100 K	-	-	cycles	Guaranteed by characterization
SID182	F _{RET}	Flash retention. T _A ≤ 55 °C, 100 K P/E cycles	20	-	-	years	Guaranteed by characterization
SID182A		Flash retention. T _A ≤ 85 °C, 10 K P/E cycles	10	_	_	years	Guaranteed by characterization

System Resources

Power-on-Reset and Brown-out Detect (BOD) Specifications

Table 22. Power On Reset

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.CLK#6	SR_POWER_UP	Power supply slew rate	1	_	67	V/ms	At power-up and power-down.
SID185	V _{RISEIPOR}	Rising trip voltage	0.80	_	1.45	V	Guaranteed by characterization
SID186	V _{FALLIPOR}	Falling trip voltage	0.75	_	1.4	V	Guaranteed by characterization
BID51	Twupo	Initialization after Power-On	_	_	3	ms	_

Document Number: 001-98044 Rev. *E Page 17 of 28



Table 23. Brown-out Detect (BOD) for V_{CCD}

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID190	V _{FALLPPOR}	BOD trip voltage in active and sleep modes	1.48	1	1.62	>	Guaranteed by characterization
SID192	V _{FALLDPSLP}	BOD trip voltage in Deep Sleep	1.11	1	1.5	>	Guaranteed by characterization

SWD Interface

Table 24. SWD Interface Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID213	F_SWDCLK1	$3.3~V \leq V_{DD} \leq 5.5~V$	_	-	14	MHz	SWDCLK ≤ 1/3 CPU clock frequency
SID214	F_SWDCLK2	$1.71 \text{ V} \le \text{V}_{DD} \le 3.3 \text{ V}$	_	-	7	MHz	SWDCLK ≤ 1/3 CPU clock frequency
SID215	T_SWDI_SETUP	T = 1/f SWDCLK	0.25*T	-	_	ns	Guaranteed by characterization
SID216	T_SWDI_HOLD	T = 1/f SWDCLK	0.25*T	-	-	ns	Guaranteed by characterization
SID217	T_SWDO_VALID	T = 1/f SWDCLK	_	_	0.5*T	ns	Guaranteed by characterization
SID217A	T_SWDO_HOLD	T = 1/f SWDCLK	1	-	_	ns	Guaranteed by characterization

Internal Main Oscillator

Table 25. IMO DC Specifications

(Guaranteed by Design)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID218	I _{IMO1}	IMO operating current at 48 MHz	_	-	250	μΑ	_
SID219	I _{IMO2}	IMO operating current at 24 MHz	-	1	180	μΑ	_

Table 26. IMO AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID223	F _{IMOTOL1}	Frequency variation	1	1	±2	%	_
SID226	T _{STARTIMO}	IMO startup time	_	_	7	μs	_
SID228	T _{JITRMSIMO2}	RMS Jitter at 24 MHz	ı	145	-	ps	_

Internal Low-Speed Oscillator

Table 27. ILO DC Specifications

(Guaranteed by Design)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID231	I _{ILO1}	ILO operating current	_	0.3	1.05	μΑ	Guaranteed by Characterization

Document Number: 001-98044 Rev. *E Page 18 of 28



Table 28. ILO AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID234	T _{STARTILO1}	ILO startup time	_	-	2		Guaranteed by characterization
SID236	T _{ILODUTY}	ILO duty cycle	40	50	60		Guaranteed by characterization
SID237	F _{ILOTRIM1}	Operating frequency	20	40	80	kHz	_

Table 29. External Clock Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID305	ExtClkFreq	External clock input frequency	0	ı	48		Guaranteed by characterization
SID306	ExtClkDuty	Duty cycle; Measured at V _{DD/2}	45	_	55		Guaranteed by characterization

Table 30. UDB AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
Datapath p	erformance					•	
SID249	F _{MAX-TIMER}	Max frequency of 16-bit timer in a UDB pair	_	_	48	MHz	_
SID250	F _{MAX-ADDER}	Max frequency of 16-bit adder in a UDB pair	_	-	48	MHz	_
SID251	F _{MAX_CRC}	Max frequency of 16-bit CRC/PRS in a UDB pair	_	-	48	MHz	_
PLD Perfor	mance in UDB					•	
SID252	F _{MAX_PLD}	Max frequency of 2-pass PLD function in a UDB pair	_	_	48	MHz	_
Clock to O	utput Performance					•	
SID253	T _{CLK_OUT_UDB1}	Prop. delay for clock in to data out at 25 °C, Typ.	_	15	-	ns	_
SID254	T _{CLK_OUT_UDB2}	Prop. delay for clock in to data out, Worst case.	_	25	_	ns	_

Table 31. Block Specs

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID256*	T _{WS48} ^[4]	Number of wait states at 48 MHz	2	-	-		CPU execution from Flash
SID257	T _{WS24} ^[4]	Number of wait states at 24 MHz	1	-	-		CPU execution from Flash

Note

Document Number: 001-98044 Rev. *E Page 19 of 28

^{4.} Tws48 and Tws24 are guaranteed by Design.



Ordering Information

The PSoC 4200DS family part numbers and features are listed in the following table.

Table 32. PSoC 4200DS Ordering Information

Category	Marketing Part Number (MPN)	MAX. CPU Speed (MHz)	No. of DMA Channels	Flash (KB)	SRAM (KB)	Low-power Comparators	No. of Universal Digital Blocks (UDB)	Timer/Counter/PWM Blocks (TCPWM)	No. of Serial Communication Blocks (SCB)	PRGIO	No. of GPIOs	Package Type
4045	CY8C4045PVI-DS402	48	8	32	4	2	-	4	3	1	21	28-pin SSOP
4040	CY8C4045FNI-DS402	48	8	32	4	2	-	4	3	1	21	25-ball WLCSP
4245	CY8C4245PVI-DS402	48	8	32	4	2	4	4	3	1	21	28-pin SSOP
7240	CY8C4245FNI-DS402	48	8	32	4	2	4	4	3	1	21	25-ball WLCSP
4246	CY8C4246PVI-DS402	48	8	64	8	2	4	4	3	1	21	28-pin SSOP
7240	CY8C4246FNI-DS402	48	8	64	8	2	4	4	3	1	21	25-ball WLCSP

The nomenclature used in the preceding table is based on the following part numbering convention:


Field	Description	Values	Meaning
CY8C	Cypress Prefix		
4	Architecture	4	PSoC 4
Α	Family	2	4200 Family
В	CPU Speed	4	48 MHz
С	Flash Capacity	5	32 KB
		6	64 KB
DE	Package Code	PV	SSOP
		FN	CSP
F	Temperature Range	I	Industrial
S	Silicon Family	D	PSoC 4D
XYZ	Attributes Code	000-999	Code of feature set in the specific family

Document Number: 001-98044 Rev. *E Page 20 of 28



Part Numbering Conventions

The part number fields are defined as follows.





Packaging

The description of the PSoC 4200D package dimensions follows.

Spec ID#	Package	Description	Package Dwg #
PKG_1	28-pin SSOP	28-pin SSOP, 8 mm × 10 mm × 2.0 mm height with 0.65-mm pitch	51-85079
PKG_2	25-ball CSP	25-ball CSP, 2.07 mm × 2.11 mm × 0.55 mm height with 0.4-mm pitch	001-97945

Table 33. Package Characteristics

Parameter	Description	Conditions	Min	Тур	Max	Units
T _A	Operating ambient temperature		-40	25	85	°C
T_J	Operating junction temperature		-40		100	°C
T_{JA}	Package θ _{JA} (28-pin SSOP)		_	67	_	°C/Watt
T_JC	Package θ _{JC} (28-pin SSOP)		_	26	_	°C/Watt
T_JA	Package θ _{JA} (25-ball CSP)		_	48	_	°C/Watt
T_JC	Package θ _{JC} (25-ball CSP)		_	0.47	_	°C/Watt

Table 34. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
All packages	260 °C	30 seconds

Table 35. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2


Package	MSL
28-pin SSOP	MSL 3
25-ball CSP	MSL 1


Document Number: 001-98044 Rev. *E Page 22 of 28



Figure 5. 28-Pin SSOP Package Outline

28 Lead (10.2 X 5.3mm) SSOP










Figure 6. 25-ball CSP 2.07 × 2.11 × 0.55 mm

TOP VIEW SIDE VIEW BOTTOM VIEW





Note: 1. REFERENCE JEDEC PUBLICATION 95, DESIGN GUIDE 4.18
2. ALL DIMENSIONS ARE IN MILLIMETER

001-97945 **



Acronyms

Table 36. Acronyms Used in this Document

Acronym	Description
abus	analog local bus
ADC	analog-to-digital converter
AG	analog global
АНВ	AMBA (advanced microcontroller bus architecture) high-performance bus, an Arm data transfer bus
ALU	arithmetic logic unit
AMUXBUS	analog multiplexer bus
API	application programming interface
APSR	application program status register
Arm [®]	advanced RISC machine, a CPU architecture
ATM	automatic thump mode
BW	bandwidth
CAN	Controller Area Network, a communications protocol
CMRR	common-mode rejection ratio
CPU	central processing unit
CRC	cyclic redundancy check, an error-checking protocol
DAC	digital-to-analog converter, see also IDAC, VDAC
DFB	digital filter block
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.
DMIPS	Dhrystone million instructions per second
DMA	direct memory access, see also TD
DNL	differential nonlinearity, see also INL
DNU	do not use
DR	port write data registers
DSI	digital system interconnect
DWT	data watchpoint and trace
ECC	error correcting code
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
EMI	electromagnetic interference
EMIF	external memory interface
EOC	end of conversion
EOF	end of frame
EPSR	execution program status register

Table 36. Acronyms Used in this Document (continued)

Acronym	Description
ESD	electrostatic discharge
ETM	embedded trace macrocell
FIR	finite impulse response, see also IIR
FPB	flash patch and breakpoint
FS	full-speed
GPIO	general-purpose input/output, applies to a PSoC pin
HVI	high-voltage interrupt, see also LVI, LVD
IC	integrated circuit
IDAC	current DAC, see also DAC, VDAC
IDE	integrated development environment
I ² C, or IIC	Inter-Integrated Circuit, a communications protocol
IIR	infinite impulse response, see also FIR
ILO	internal low-speed oscillator, see also IMO
IMO	internal main oscillator, see also ILO
INL	integral nonlinearity, see also DNL
I/O	input/output, see also GPIO, DIO, SIO, USBIO
IPOR	initial power-on reset
IPSR	interrupt program status register
IRQ	interrupt request
ITM	instrumentation trace macrocell
LCD	liquid crystal display
LIN	Local Interconnect Network, a communications protocol.
LR	link register
LUT	lookup table
LVD	low-voltage detect, see also LVI
LVI	low-voltage interrupt, see also HVI
LVTTL	low-voltage transistor-transistor logic
MAC	multiply-accumulate
MCU	microcontroller unit
MISO	master-in slave-out
NC	no connect
NMI	nonmaskable interrupt
NRZ	non-return-to-zero
NVIC	nested vectored interrupt controller
NVL	nonvolatile latch, see also WOL
opamp	operational amplifier

Document Number: 001-98044 Rev. *E Page 24 of 28



Table 36. Acronyms Used in this Document (continued)

Acronym	Description
PAL	programmable array logic, see also PLD
PC	program counter
PCB	printed circuit board
PGA	programmable gain amplifier
PHUB	peripheral hub
PHY	physical layer
PICU	port interrupt control unit
PLA	programmable logic array
PLD	programmable logic device, see also PAL
PLL	phase-locked loop
PMDD	package material declaration data sheet
POR	power-on reset
PRES	precise power-on reset
PRS	pseudo random sequence
PS	port read data register
PSoC [®]	Programmable System-on-Chip™
PSRR	power supply rejection ratio
PWM	pulse-width modulator
RAM	random-access memory
RISC	reduced-instruction-set computing
RMS	root-mean-square
RTC	real-time clock
RTL	register transfer language
RTR	remote transmission request
RX	receive
SAR	successive approximation register
SC/CT	switched capacitor/continuous time
SCL	I ² C serial clock
SDA	I ² C serial data
S/H	sample and hold
SINAD	signal to noise and distortion ratio
SIO	special input/output, GPIO with advanced features. See GPIO.
SOC	start of conversion
SOF	start of frame
SPI	Serial Peripheral Interface, a communications protocol
SR	slew rate
SRAM	static random access memory
SRES	software reset

Table 36. Acronyms Used in this Document (continued)

Acronym	Description
SWD	serial wire debug, a test protocol
SWV	single-wire viewer
TD	transaction descriptor, see also DMA
THD	total harmonic distortion
TIA	transimpedance amplifier
TRM	technical reference manual
TTL	transistor-transistor logic
TX	transmit
UART	Universal Asynchronous Transmitter Receiver, a communications protocol
UDB	universal digital block
USB	Universal Serial Bus
USBIO	USB input/output, PSoC pins used to connect to a USB port
VDAC	voltage DAC, see also DAC, IDAC
WDT	watchdog timer
WOL	write once latch, see also NVL
WRES	watchdog timer reset
XRES	external reset I/O pin
XTAL	crystal

Document Number: 001-98044 Rev. *E Page 25 of 28



Document Conventions

Units of Measure

Table 37. Units of Measure

Table 37. Units of Measure					
Symbol	Unit of Measure				
°C	degrees Celsius				
dB	decibel				
fF	femto farad				
Hz	hertz				
KB	1024 bytes				
kbps	kilobits per second				
Khr	kilohour				
kHz	kilohertz				
kΩ	kilo ohm				
ksps	kilosamples per second				
LSB	least significant bit				
Mbps	megabits per second				
MHz	megahertz				
ΜΩ	mega-ohm				
Msps	megasamples per second				
μΑ	microampere				
μF	microfarad				
μH	microhenry				
μs	microsecond				
μV	microvolt				
μW	microwatt				
mA	milliampere				
ms	millisecond				
mV	millivolt				
nA	nanoampere				
ns	nanosecond				
nV	nanovolt				
Ω	ohm				
pF	picofarad				
ppm	parts per million				
ps	picosecond				
s	second				
sps	samples per second				
sqrtHz	square root of hertz				
V	volt				
L	L				

Document Number: 001-98044 Rev. *E Page 26 of 28



Revision History

Description Title: PSoC 4: PSoC 4200DS Family Datasheet Programmable System-on-Chip (PSoC) Document Number: 001-98044			
Revision	ECN	Submission Date	Description of Change
**	4795389	06/23/2015	New datasheet
*A	4931127	09/23/2015	Removed 28-pin SSOP package. Updated Pinouts. Updated DC Specifications. Removed SID85A, SID247A, SID259, and SID92. Added BID51.
*B	4958966	10/12/2015	Updated package dimensions. Updated bulk erase time to 64 KB. Changed SID226 max to 7. Updated T $_{\rm JA}$ typ to 48 and T $_{\rm JC}$ typ to 0.47.
*C	5759255	05/31/2017	Added 28-pin SSOP package. Updated to new template.
*D	5825921	07/20/2017	Updated Document Title to read as "PSoC® 4: PSoC 4200DS Family Datasheet Programmable System-on-Chip (PSoC®)". Replaced "PSoC 4200D" with "PSoC 4200DS" in all instances across the document.
*E	7047120	12/17/2020	Updated Conditions for SR_POWER_UP in Table 22. Updated Figure 5 (spec 51-85079 *F to *G) in Packaging. Updated Sales, Solutions, and Legal Information.

Document Number: 001-98044 Rev. *E Page 27 of 28



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/mcu

cypress.com/psoc

cypress.com/pmic

cypress.com/touch

cypress.com/wireless

cypress.com/usb

Products

Arm® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

cypress.com/memory

Microcontrollers

PSoC
Power Management ICs
Touch Sensing

USB Controllers
Wireless Connectivity

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Code Examples | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2015-2020. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATALOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-98044 Rev. *E Revised December 17, 2020 Page 28 of 28