

# **Mach-NX Family**

# **Data Sheet**

FPGA-DS-02084-1.3

March 2022



#### **Disclaimers**

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults and associated risk the responsibility entirely of the Buyer. Buyer shall not rely on any data and performance specifications or parameters provided herein. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. No Lattice products should be used in conjunction with mission- or safety-critical or any other application in which the failure of Lattice's product could create a situation where personal injury, death, severe property or environmental damage may occur. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.



## **Contents**

Acronyms in This Document	
1. Introduction	
1.1. Features	
1.1.1. Solutions	g
1.1.2. Flexible Architecture	<u>C</u>
1.1.3. Cryptographic Secure Endave	g
1.1.4. Pre-Engineered Source Synchronous I/O	g
1.1.5. High Performance, Flexible I/O Buffer	
1.1.6. Flexible On-Chip Clocking	g
1.1.7. Non-volatile, Reconfigurable	<u>C</u>
1.1.8. TransFR Reconfiguration	
1.1.9. SoC Function Block	
1.1.10. Applications	
2. Architecture	
2.1. Architecture Overview	
2.2. PFU Blocks	
2.2.1. Slices	
2.2.2. Modes of Operation	
2.2.3. RAM Mode	
2.2.4. ROM Mode	
2.3. Routing	
2.4. Clock/Control Distribution Network	
2.4.1. sysCLOCK Phase Locked Loops (PLLs)	
2.5. sysMEM Embedded Block RAM Memory	
2.5.1. sysMEM Memory Block	
2.5.2. Bus Size Matching	
2.5.3. RAM Initialization and ROM Operation	
2.5.4. Memory Cascading	
2.5.5. Single, Dual, Pseudo-Dual Port and FIFO Modes	
2.5.6. FIFO Configuration	
2.5.7. Memory Core Reset	
2.5.8. EBR Asynchronous Reset	
2.6. Programmable I/O Cells (PIC)	
2.7. PIO	
2.7.1. Input Register Block	
2.7.2. Output Register Block	
2.7.3. Tri-state Register Block	
2.8. Input Gearbox	
2.9. Output Gearbox	
2.10. sysl/O Buffer	
2.10.1. Typical I/O Behavior during Power-up	
2.10.2. Supported Standards	
2.10.3. sysl/O Buffer Banks	
2.11. Hot Socketing	36
2.12. On-chip Oscillator	36
2.13. Hardened SoC	
2.13.1. Embedded Hardened IP Functions through SoC	36
2.13.2. Secure Enclave	37
2.14. User Flash Memory (UFM)	38
2.15. Standby Mode and Power Saving Options	39
2.16. Power-On Reset	40
2.17. Configuration and Testing	40



2.17.1. IEEE 1149.1-Compliant Boundary Scan Testability	40
2.17.2. Device Configuration	40
2.18. TraceID	42
3. DC and Switching Characteristics	43
3.1. Absolute Maximum Rating	43
3.2. Recommended Operating Conditions	43
3.3. Power Supply Ramp Rates	44
3.4. Power-On Reset Voltage Levels	44
3.5. Hot Socketing Specifications	44
3.6. Programming/Erase Specifications	45
3.7. ESD Performance	45
3.8. DC Electrical Characteristics	45
3.9. Static Supply Current	46
3.10. Programming and Erase Supply Current	46
3.11. sysI/O Recommended Operating Conditions	47
3.12. sysI/O Single-Ended DC Electrical Characteristics	
3.13. sysI/O Differential Electrical Characteristics	49
3.13.1. LVDS	49
3.13.2. LVDS Emulation	
3.13.3. LVDS25E DC Conditions	50
3.13.4. BLVDS	
3.13.5. BLVDS DC Condition	50
3.13.6. LVPECL	51
3.13.7. LVPECL DC Conditions	51
3.13.8. MIPI D-PHY Emulation	
3.14. Typical Building Block Function Performance	
3.14.1. Pin-to-Pin Performance (LVCMOS25 12 mA Drive)	
3.14.2. Register-to-Register Performance	
3.15. Derating Logic Timing	
3.16. Maximum sysl/O Buffer Performance	
3.17. Mach-NX External Switching Characteristics – HC Devices	
3.18. sysCLOCK PLL Timing	
3.19. Flash Download Time	
3.20. JTAG Port Timing Specifications	
3.21. sysCONFIG Port Timing Specifications	
3.22. I <sup>2</sup> C Port Timing Specifications	
3.23. SPI Port Timing Specifications	
3.24. Switching Test Conditions	
4. Signal Descriptions	
4.1. Pin Information Summary	
5. Ordering Information	
5.1. Mach-NX Part Number Description	
5.2. Ordering Information	
5.3. Mach-NX Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging	
References	
Revision History	72



## **Figures**

Figure 2.1. Top View of the Mach-NX Device	12
Figure 2.2. PFU Block Diagram	13
Figure 2.3. Slice Diagram	14
Figure 2.4. Primary Clocks for Mach-NX Devices	
Figure 2.5. Secondary High Fanout Nets for Mach-NX Devices	18
Figure 2.6. PLL Diagram	19
Figure 2.7. sysMEM Memory Primitives	22
Figure 2.8. Memory Core Reset	24
Figure 2.9. EBR Asynchronous Reset (Including GSR) Timing Diagram	24
Figure 2.10. Group of Four Programmable I/O Cells	26
Figure 2.11. Mach-NX Output Register Block Diagram	28
Figure 2.12. Input Gearbox	30
Figure 2.13. Output Gearbox	32
Figure 2.14. Mach-NX I/O Banks	
Figure 2.15. Embedded Function Block Interface	
Figure 2.16. Secure Enclave Core Block Diagram	
Figure 3.1. LVDS Using External Resistors (LVDS25E)	
Figure 3.2. BLVDS Multi-point-Output Example	
Figure 3.3. Differential LVPECL	
Figure 3.4. MIPI D-PHY Input Using External Resistors	
Figure 3.5. MIPI D-PHY Output Using External Resistors	
Figure 3.6. Receiver GDDR71 RX. Waveforms	
Figure 3.7. Transmitter GDDR71_TX. Waveforms	
Figure 3.8. JTAG Port Timing Waveforms	
Figure 3.9. Output Test Load, LVTTL and LVCMOS Standards	
Figure 5.1. Top Marking Diagram	
Tables	
Table 1.1. Mach-NX Family Selection Guide	11
Table 2.1. Resources and Modes Available per Slice	
Table 2.2. Slice Signal Descriptions	
Table 2.3. Number of Slices Required For Implementing Distributed RAM	
Table 2.4. PLL Signal Descriptions	
Table 2.5. sysMEM Block Configurations	
Table 2.6. EBR Signal Descriptions	
Table 2.7. Programmable FIFO Flag Ranges	
Table 2.8. PIO Signal List	
Table 2.9. Input Gearbox Signal List	
Table 2.10. Output Gearbox Signal List	
Table 2.11. Supported Input Standards	
Table 2.12. Supported Output Standards	
Table 2.13. Mach-NX UFM Size	
Table 2.14. Mach-NX Power Saving Features Description	
Table 3.1. Absolute Maximum Rating <sup>1, 2, 3</sup>	
Table 3.2. Recommended Operating Conditions <sup>1</sup>	
Table 3.3. Power Supply Ramp Rates	
Table 3.4. Power-On Reset Voltage Levels	
Table 3.5. Hot Socketing Specifications	
Table 3.3. Hot socketilis specifications	



Table 3.6. Programming/Erase Specifications	45
Table 3.7. DC Electrical Characteristics	
Table 3.8. Static Supply Current 1, 2, 3, 6	46
Table 3.9. Programming and Erase Supply Current <sup>1, 2, 3, 4</sup>	46
Table 3.10. sysl/O Recommended Operating Conditions	47
Table 3.11. sysl/O Single-Ended DC Electrical Charateristics <sup>1, 2</sup>	48
Table 3.12. LVDS	49
Table 3.13. LVDS25E DC Conditions	50
Table 3.14. BLVDS DC Conditions	50
Table 3.15. LVPECL DC Conditions	51
Table 3.16. MIPI DC Conditions	53
Table 3.17. MIPI D-PHY Output DC Conditions	54
Table 3.18. Pin-to-Pin Performance (LVCMOS25 12 mA Drive)	55
Table 3.19. Register-to-Register Performance	55
Table 3.20. Maximum sysI/O Buffer Performance	
Table 3.21. Mach-NX External Switching Characteristics – HC Devices <sup>1, 2, 3, 4, 5, 6, 10</sup>	57
Table 3.22. sysCLOCK PLL Timing	62
Table 3.23. Flash Download Time	
Table 3.24. JTAG Port Timing Specifications	63
Table 3.25. sysCONFIG Port Timing Specifications	65
Table 3.26. I <sup>2</sup> C Port Timing Specification	65
Table 3.27. SPI Port Timing Specifications	66
Table 3.28. Test Fixture Required Components, Non-Terminated Interfaces	66
Table 4.1. Signal Descriptions	67
Table 4.2. LFMNX-50	69



# **Acronyms in This Document**

A list of acronyms used in this document.

Acronym	Definition	
AES	Advanced Encryption Standard	
BGA	Ball Grid Array	
BLVDS	Bidirectional Low Voltage Differential Signaling	
CMOS	Complementary Metal Oxide Semiconductor	
EBR	Embedded Block RAM	
ECDSA	Elliptic Curve Digital Signature Algorithm	
ECDH	Elliptic Curve Diffie-Hellman	
ECIES	Elliptic Curve Integrated Encryption Scheme	
ECLK	Edge Clock	
FIPS	Federal Information Processing Standard	
HMAC	Hash Message Authentication Code	
HSP	High Speed Port	
I <sup>2</sup> C	Inter-Integrated Circuit	
I3C	Improved Inter-Integrated Circuit	
IP	Intellectual Property	
JTAG	Joint Test Action Group	
LC	Logic Cell	
LED	Light-emitting Diode	
LUT	Look Up Table	
LVCMOS	Low Voltage CMOS	
LVDS	Low Voltage Differential Signaling	
LVPECL	Low Voltage Positive Emitter Coupled Logic	
LVTTL	Low Voltage Transistor-Transistor Logic	
MIPI	Mobile Industry Processor Interface	
MLVDS	Multipoint Low-Voltage Differential Signaling	
MES	Manufacture Electronic Signature	
OTP	One Time Programmable	
PCLK	Primary Clock	
PFU	Programmable Functional Unit	
PLL	Phase Locked Loop	
POR	Power-On Reset	
RAM	Random Access Memory	
SHA	Secure Hash Algorithm	
SoC	System on Chip	
SPI	Serial Peripheral Interface	
TransFR	Transparent Field Reconfiguration	
TRNG	True Random Number Generator	
ΠL	Transistor-Transistor Logic	



## 1. Introduction

The Mach™-NX device family is the next generation of Lattice Semiconductor Low Density FPGAs including enhanced security features and on-chip dual boot flash comprised of SoC and FPGA partitions. The enhanced security features include Advanced Encryption Standard (AES) AES-128/256, Secure Hash Algorithm (SHA) SHA-256/384, Elliptic Curve Digital Signature Algorithm (ECDSA), Elliptic Curve Integrated Encryption Scheme (ECIES), Hash Message Authentication Code (HMAC) HMAC-SHA256/384, Public Key Cryptography, and Unique Secure ID. The Mach-NX family is a Root of Trust hardware solution that can easily scale to protect the whole system with its enhanced bitstream security and user mode functions. Mach-NX device supports the latest industry standard I/O and provides breakthrough I/O density with high number of options for I/O programmability.

The Mach-NX family of devices are low power, instant-on, Flash based FPGAs with user density of 8400 Logic Cells (LCs). Mach-NX devices include on-chip dual boot configuration flash for FPGA as well as multi-sectored User Flash Memory (UFM). In addition to LC-based programmable logic, these devices feature Embedded Block RAM (EBR), Distributed RAM, Phase Locked Loops (PLLs), pre-engineered source synchronous I/O support, advanced configuration support including on-chip dual-boot capability and hardened versions of commonly used functions such as SPI controller, I<sup>2</sup>C controller, and timer/counter.

The Mach-NX FPGA is available in an advanced halogen-free package of 19 x 19 mm fcBGA and 14 x 14 mm fcCSP in –5 speed grade. This device has an internal linear voltage regulator, which supports external VCC supply voltages of 3.3 V or 2.5 V. Table 1.1 shows the LC density, package and I/O options, along with other key parameters.

The Mach-NX device offers enhanced I/O features such as drive strength control, finer slew rate control, bus-keeper latches, pull-up resistors, pull-down resistors, open drain outputs, and hot socketing. Pull-up, pull-down, and bus-keeper features are controllable on a *per-pin* basis.

A user-programmable internal oscillator is included in Mach-NX devices. The clock output from this oscillator may be divided by the timer or counter for use as clock input in functions such as LED control, key-board scanner, and similar state machines.

The Mach-NX devices also provide flexible, reliable, and secure configuration from on-chip Flash with the encryption and authentication options. These devices can be configured by an external master through the JTAG test access port or through the SPI/I<sup>2</sup>C port. Additionally, Mach-NX devices support on-chip dual-boot capability for the FPGA to reduce the system cost.

Lattice Semiconductor provides a variety of design tools that allow complex designs to be efficiently implemented using the Mach-NX family of devices. Popular logic synthesis tools provide synthesis library support for Mach-NX devices. Lattice design tools use the synthesis tool output along with the user-specified preferences and constraints to place and route the design in the Mach-NX device. These tools extract the timing from the routing and back-annotate it into the design for timing verification.

Lattice Semiconductor provides many pre-engineered Intellectual Property (IP) LatticeCORE™ modules, including a number of reference designs licensed free of charge, optimized for the Mach-NX FPGA family. By using these configurable soft core IP cores as standardized blocks, you are free to concentrate on the unique aspects of their design, increasing their productivity.



## 1.1. Features

#### 1.1.1. Solutions

- Best-In-Class control FPGA with advanced security functions, provide secure/authenticated boot and Root of Trust function
- Optimized footprint, logic density, I/O count, I/O performance devices for I/O management and logic applications
- High I/O logic, high I/O devices for I/O expansion applications

#### 1.1.2. Flexible Architecture

• High I/O to LC ratio with up to 378 I/O pins

## 1.1.3. Cryptographic Secure Enclave

- Advanced Encryption Standard (AES): AES-128/256 Encryption/Decryption
- Secure Hash Algorithm (SHA): SHA-256/384
- Elliptic Curve Digital Signature Algorithm (ECDSA):
   ECDSA-based authentication
- Hash Message Authentication Code (HMAC): HMAC-SHA256
- Elliptic Curve Integrated Encryption Scheme (ECIES): ECIES Encryption and Decryption
- True Random Number Generator (TRNG)
- Key Management using Elliptic Curve Diffie-Hellman (ECDH) Public Key Cryptography
- Unique Secure ID
- Guard against malicious attacks
- Mailbox Interface to SoC Function Block
- Federal Information Processing Standard (FIPS) supported Security Protocols

# 1.1.4. Pre-Engineered Source Synchronous I/O

- DDR registers in I/O cells
- Dedicated gearing logic
- Generic DDR, DDRx2, DDRx4

## 1.1.5. High Performance, Flexible I/O Buffer

- Programmable sysI/O™ buffer supports wide range of interfaces on select banks:
  - LVCMOS 3.3/2.5/1.8/1.5/1.2
  - LVTTL
  - LVDS, Bus-LVDS, MLVDS, LVPECL
  - Schmitt trigger inputs, up to 0.5 V hysteresis
- Ideal for I/O bridging applications
- Slew rate control Slow/Fast
- I/O support hot socketing
- On-chip differential termination
- Programmable pull-up or pull-down mode

## 1.1.6. Flexible On-Chip Clocking

- Five primary clock inputs
- Eight internal primary clock lines
- On-chip oscillator with 5.5% accuracy
- Two analog PLLs per device with fractional-n frequency synthesis
  - Wide input frequency range (7 MHz to 400 MHz).
- IEEE Standard 1149.1 boundary scan
- IEEE 1532 compliant in-system programming

#### 1.1.7. Non-volatile, Reconfigurable

- Instant-on
- Multi-sectored UFM for customer data storage
- Single-chip, secure solution
- Programmable through JTAG, SPI or I2C
- Reconfigurable Flash
  - Supports background programming of non-volatile memory

9

#### 1.1.8. TransFR Reconfiguration

 In-field logic update while I/O holds the system state on select banks



## 1.1.9. SoC Function Block

- 32-bit RISC-V processor with on-chip firmware RAM and AHB-Lite master interface
- Cryptographic Secure Enclave
- On-chip hardened functions: SPI, I2C, timer/counter, and PFR

## 1.1.10. Applications

- Secure boot and Root of Trust
- Compute and Storage
- Wireless Communications
- Industrial Control Systems



## Table 1.1. Mach-NX Family Selection Guide

Features		LFMNX-50
User Logic Cell (LC)		8400
Distributed RAM (kbits)		73
EBR SRAM (kbits)		432
UFM (kbits)		1064/2669 <sup>1</sup>
Number of PLLs		2
Handoned Committy Franchisms?	Configurable PFR	1
Hardened Security Functions <sup>2</sup>	Secure Enclave	1
	I <sup>2</sup> C	2
CoC Handana d Frincettana	SPI	1
SoC Hardened Functions	Timer/Counter	1
	Oscillator	1
On-chip Dual-boot		Yes <sup>3</sup>
MIPI D-PHY Support		Yes
Core Vcc 2.5 – 3.3V		Yes
Tomporatura	Commercial	Yes
Temperature	Industrial	Yes

Packages	1/0
256-ball fcCSP (14 mm × 14 mm, 0.8 mm)	188
484-ball fcBGA (19 mm × 19 mm, 0.8 mm)	378

#### Notes:

- 1. When dual-boot is disabled, image space can be repurposed as extra UFM. Refer to Table 2.13 for more details.
- 2. 40K LC equivalent design.
- For user logic only.



## 2. Architecture

## 2.1. Architecture Overview

The Mach-NX family architecture contains an array of logic blocks surrounded by Programmable I/O (PIO). All logic density devices in this family have sysCLOCK™ PLLs and blocks of sysMEM Embedded Block RAM (EBRs).

Figure 2.1 shows the block diagrams of the various family members.




Figure 2.1. Top View of the Mach-NX Device

The logic blocks, Programmable Functional Unit (PFU) and sysMEM EBR blocks, are arranged in a two-dimensional grid with rows and columns. Each row has either the logic blocks or the EBR blocks. The PIO cells are located at the periphery of the device, arranged in banks. The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register functions. The PIOs utilize a flexible I/O buffer referred to as a sysI/O buffer that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

In the Mach-NX family, there are different types of I/O buffers on the different banks. Refer to the details in later sections of this document. The sysMEM EBRs are large, dedicated fast memory blocks. These blocks can be configured as RAM, ROM or FIFO. FIFO support includes dedicated FIFO pointer and flag "hard" control logic to minimize LC usage.

The Mach-NX registers in PFU and sysI/O can be configured to be SET or RESET. After power up and device is configured, the device enters into user mode with these registers SET/RESET according to the configuration setting, allowing device entering to a known state for predictable system function.

The Mach-NX architecture also provides up to two sysCLOCK Phase Locked Loop (PLL) blocks. These blocks are located at the ends of the on-chip Flash block. The PLLs have multiply, divide, and phase shifting capabilities that are used to manage the frequency and phase relationships of the clocks.

Mach-NX devices provide commonly used hardened functions such as SPI controller, I<sup>2</sup>C controller, timer/counter, and Secure Enclave through SoC. The hardened functions are accessed via a slave AHB-Lite port interface mastered by the SoC.

Secure Enclave integrates multiple security blocks used for authenticated boot function of the Mach-NX device. User IP located in the fabric can also use these hardened blocks for implementing system level security functions.



Mach-NX devices also provide multiple blocks of User Flash Memory (UFM). FPGA logic can access the UFM via a slave AHB-Lite port interface mastered by the SoC. The UFM space also provides the User Key storage for customer security functions. The UFM can be accessed through the SPI, I<sup>2</sup>C, and JTAG ports.

Every device in the family has a JTAG port that supports programming and configuration of the device as well as access to the user logic. The Mach-NX devices are available for operation from 3.3 V and 2.5 V power supplies, providing easy integration into the overall system.

## 2.2. PFU Blocks

The core of the Mach-NX device consists of PFU blocks, which can be programmed to perform logic, arithmetic, distributed RAM and distributed ROM functions. Each PFU block consists of four interconnected slices numbered 0 to 3 as shown in Figure 2.2. Each slice contains two LUTs and two registers. There are 53 inputs and 25 outputs associated with each PFU block.




Figure 2.2. PFU Block Diagram

#### **2.2.1.** Slices


Slices 0-3 contain two LUT4s feeding two registers. Slices 0-2 can be configured as distributed memory. Table 2.1 shows the capability of the slices in PFU blocks along with the operation modes they support. In addition, each PFU contains logic that allows the LUTs to be combined to perform functions such as LUT5, LUT6, LUT7 and LUT8. The control logic performs set/reset functions (programmable as synchronous/asynchronous), clock select, chip-select and wider RAM/ROM functions.

Table 2.1. Resources and Modes Available per Slice

Slice	PFU Blo	ck
Since	Resources	Modes
Slice 0	2 LUT4s and 2 Registers	Logic, Ripple, RAM, ROM
Slice 1 2 LUT4s and 2 Registers Logic, Ripple, RAM, ROM		Logic, Ripple, RAM, ROM
Slice 2 2 LUT4s and 2 Registers Logic, Ripple, RAM, ROM		Logic, Ripple, RAM, ROM
Slice 3	2 LUT4s and 2 Registers	Logic, Ripple, ROM



Figure 2.3 shows an overview of the internal logic of the slice. The registers in the slice can be configured for positive/negative and edge triggered or level sensitive clocks. All slices have 15 inputs from routing and one from the carry-chain (from the adjacent slice or PFU). There are seven outputs: six for routing and one to carry-chain (to the adjacent PFU). Table 2.2 lists the signals associated with Slices 0-3.



For Slices 0 and 1, memory control signals are generated from Slice 2 as follows:

- WCK is CLK
- WRE is from LSR
- DI[3:2] for Slice 1 and DI[1:0] for Slice 0 data from Slice 2
- $\bullet$  WAD [A:D] is a 4-bit address from slice 2 LUT in put

Figure 2.3. Slice Diagram



**Table 2.2. Slice Signal Descriptions** 

Function	Туре	Signal Names	Description
Input	Data signal	A0, B0, C0, D0	Inputs to LUT4
Input	Data signal	A1, B1, C1, D1	Inputs to LUT4
Input	Multi-purpose	M0/M1	Multi-purpose input
Input	Control signal	CE	Clock enable
Input	Control signal	LSR	Local set/reset
Input	Control signal	CLK	System clock
Input	Inter-PFU signal	FCIN	Fast carry in <sup>1</sup>
Output	Data signals	F0, F1	LUT4 output register bypass signals
Output	Data signals	Q0, Q1	Register outputs
Output	Data signals	OFX0	Output of a LUT5 MUX
Output	Data signals	OFX1	Output of a LUT6, LUT7, LUT8 <sup>2</sup> MUX depending on the slice
Output	Inter-PFU signal	FCO	Fast carry out <sup>1</sup>

#### Notes:

- 1. See Figure 2.2 for connection details.
- 2. Requires two PFUs.

#### 2.2.2. Modes of Operation

Each slice has up to four potential modes of operation: Logic, Ripple, RAM and ROM.

#### 2.2.2.1. **Logic Mode**

In this mode, the LUTs in each slice are configured as 4-input combinatorial lookup tables. A LUT4 can have 16 possible input combinations. Any four input logic functions can be generated by programming this lookup table. Since there are two LUT4s per slice, a LUT5 can be constructed within one slice. Larger look-up tables such as LUT6, LUT7, and LUT8 can be constructed by concatenating other slices. Note LUT8 requires more than four slices.

#### 2.2.2.2. Ripple Mode

Ripple mode supports the efficient implementation of small arithmetic functions. In Ripple mode, the following functions can be implemented by each slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Up/down counter with asynchronous clear
- Up/down counter with preload (sync)
- Ripple mode multiplier building block Multiplier support
- Comparator functions of A and B inputs
  - A greater-than-or-equal-to B
  - A not-equal-to B
  - A less-than-or-equal-to B

Ripple mode includes an optional configuration that performs arithmetic using fast carry chain methods. In this configuration (also referred to as CCU2 mode), two additional signals, Carry Generate and Carry Propagate, are generated on a per-slice basis to allow fast arithmetic functions to be constructed by concatenating slices.



## 2.2.3. RAM Mode

In this mode, a 16x4-bit distributed single port RAM (SPR) can be constructed by using each LUT block in Slice 0 and Slice 1 as a 16x1-bit memory. Slice 2 is used to provide memory address and control signals.

Mach-NX devices support distributed memory initialization.

The Lattice design tools support the creation of a variety of different size memories. Where appropriate, the software constructs these using distributed memory primitives that represent the capabilities of the PFU. Table 2.3 shows the number of slices required to implement different distributed RAM primitives.

Table 2.3. Number of Slices Required For Implementing Distributed RAM

	SPR 16 x 4	PDPR 16 x 4
Number of slices	3	3

Note: SPR = Single Port RAM, PDPR = Pseudo Dual Port RAM

#### 2.2.4. ROM Mode

ROM mode uses the LUT logic; hence, slices 0-3 can be used in ROM mode. Preloading is accomplished through the programming interface during PFU configuration.

## 2.3. Routing

There are many resources provided in the Mach-NX devices to route signals individually or as buses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PFU connections are made with three different types of routing resources: x1 (spans two PFUs), x2 (spans three PFUs) and x6 (spans seven PFUs). The x1, x2, and x6 connections provide fast and efficient connections in the horizontal and vertical directions.

The design tools take the output of the synthesis tool and places and routes the design. The place and route tool is completely automatic, although an interactive routing editor is available.

## 2.4. Clock/Control Distribution Network

Each Mach-NX device has clock inputs (PCLK [T, C] [Banknum]\_[2..0]) – from Bank 0 to Bank 2. These clock inputs drive the clock nets. These five inputs can be differential or single-ended and may be used as general purpose I/O if they are not used to drive the clock nets. When using a single ended clock input, only the PCLKT input can drive the clock tree directly.

The Mach-NX architecture has three types of clocking resources: edge clocks, primary clocks, and secondary high fanout nets. Mach-NX devices have two edge clocks each along Bank 0 and Bank 2 edges. Edge clocks are used to clock I/O registers and have low injection time and skew. Edge clock inputs are from PLL outputs, primary clock pads, edge clock bridge outputs and user logic sources.

The eight primary clock lines in the primary clock network drive throughout the entire device and can provide clocks for all resources within the device including PFUs, EBRs and PICs. In addition to the primary clock signals, Mach-NX devices also have eight secondary high fanout signals, which can be used for global control signals, such as clock enables, synchronous or asynchronous clears, presets, output enables, and others. Internal logic can drive the global clock network for internally-generated global clocks and control signals.

The maximum frequency for the primary clock network is shown in the Mach-NX External Switching Characteristics – HC Devices table.

Primary clock signals for the Mach-NX devices are generated from eight 27:1 muxes. The available clock sources include five I/O sources, 11 routing inputs, eight clock divider inputs and up to eight sys CLOCK PLL outputs.

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.






Figure 2.4. Primary Clocks for Mach-NX Devices

Eight secondary high fanout nets are generated from eight 8:1 muxes as shown in Figure 2.5. One of the eight inputs to the secondary high fanout net input mux comes from dual function clock pins and the remaining seven come from internal routing. The maximum frequency for the secondary clock network is shown in the Mach-NX External Switching Characteristics – HC Devices table.






Figure 2.5. Secondary High Fanout Nets for Mach-NX Devices

## 2.4.1. sysCLOCK Phase Locked Loops (PLLs)

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. All Mach-NX devices have one or more sysCLOCK PLL. CLKI is the reference frequency input to the PLL and its source can come from an external I/O pin or from internal routing. CLKFB is the feedback signal to the PLL, which can come from internal routing or an external I/O pin. The feedback divider is used to multiply the reference frequency and thus synthesize a higher frequency clock output.

The Mach-NX sysCLOCK PLLs support high resolution (16-bit) fractional-N synthesis. Fractional-N frequency synthesis allows you to generate an output clock, which is a non-integer multiple of the input frequency.

Each output has its own output divider, thus allowing the PLL to generate different frequencies for each output. The output dividers can have a value from 1 to 128. The output dividers may also be cas caded together to generate low frequency clocks. The CLKOP, CLKOS, CLKOS2, and CLKOS3 outputs can all be used to drive the Mach-NX clock distribution network directly or general purpose routing resources can be used.

The LOCK signal is asserted when the PLL determines it has achieved lock and deasserted if a loss of lock is detected. A block diagram of the PLL is shown in Figure 2.6.

The setup and hold times of the device can be improved by programming a phase shift into the CLKOS, CLKOS2, and CLKOS3 output clock, which advance or delay the output clock with reference to the CLKOP output clock.

This phase shift can be either programmed during configuration or can be adjusted dynamically. In dynamic mode, the PLL may lose lock after a phase adjustment on the output used as the feedback source and not relock until the  $t_{LOCK}$  parameter has been satisfied.

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



The Mach-NX device also has a feature that allows you to select between two different reference clock sources dynamically. This feature is implemented using the PLLREFCS primitive. The timing parameters for the PLL are shown in the sysCLOCK PLL Timing table.

The Mach-NX PLL contains an AHB-Lite slave port feature that allows the PLL settings, including divider values, to be dynamically changed from the SoC. When using this feature the SoC block must also be instantiated in the design to allow access through the AHB-Lite port. Similar to the dynamic phase adjustment, when PLL settings are updated through the AHB-Lite port, the PLL may lose lock and not relock until the t<sub>LOCK</sub> parameter has been satisfied. The timing parameters for the PLL are shown in the sysCLOCK PLL Timing table.




Figure 2.6. PLL Diagram



## Table 2.4 provides signal descriptions of the PLL block.

## **Table 2.4. PLL Signal Descriptions**

Port Name	1/0	Description
CLKI	I	Input clock to PLL
CLKFB	I	Feedback clock
PHASESEL[1:0]	I	Select which output is affected by Dynamic Phase adjustment ports
PHASEDIR	I	Dynamic Phase adjustment direction
PHASESTEP	I	Dynamic Phase step – toggle shifts VCO phase adjust by one step.
CLKOP	0	Primary PLL output clock (with phase shift adjustment)
CLKOS	0	Secondary PLL output clock (with phase shift adjust)
CLKOS2	0	Secondary PLL output clock2 (with phase shift adjust)
CLKOS3	0	Secondary PLL output clock3 (with phase shift adjust)
LOCK	0	PLL LOCK, asynchronous signal. Active high indicates PLL is locked to input and feedback signals.
DPHSRC	0	Dynamic Phase source – ports or AHB-Lite
STDBY	I	Standby signal to power down the PLL
RST	I	PLL reset without resetting the M-divider. Active high reset.
RESETM	I	PLL reset – includes resetting the M-divider. Active high reset.
RESETC	I	Reset for CLKOS2 output divider only. Active high reset.
RESETD	I	Reset for CLKOS3 output divider only. Active high reset.
ENCLKOP	I	Enable PLL output CLKOP
ENCLKOS	I	Enable PLL output CLKOS when port is active
ENCLKOS2	I	Enable PLL output CLKOS2 when port is active
ENCLKOS3	I	Enable PLL output CLKOS3 when port is active
PLLCLK	I	PLL data bus clock input signal
PLLRST	1	PLL data bus reset. This resets only the data bus not any register values.
PLLSTB	I	PLL data bus strobe signal
PLLWE	I	PLL data bus write enable signal
PLLADDR [4:0]	I	PLL data bus address
PLLDATI [7:0]	1	PLL data bus data input
PLLDATO [7:0]	0	PLL data bus data output
PLLACK	0	PLL data bus acknowledge signal



## 2.5. sysMEM Embedded Block RAM Memory

The Mach-NX devices contain sysMEM Embedded Block RAMs (EBRs). The EBR consists of a 9 kb RAM, with dedicated input and output registers. This memory can be used for a wide variety of purposes including data buffering, PROM for the soft processor and FIFO.

## 2.5.1. sysMEM Memory Block

The sysMEM block can implement single port, dual port, pseudo dual port, or FIFO memories. Each block can be used in a variety of depths and widths as shown in Table 2.5.

Table 2.5. sysMEM Block Configurations

Memory Mode	Configurations
	8,192 x 1
Single Port	4,096 x 2
Single Port	2,048 x 4
	1,024 x 9
	8,192 x 1
True Dual Port	4,096 x 2
True Duai Port	2,048 x 4
	1,024 x 9
	8,192 x 1
	4,096 x 2
Pseudo Dual Port	2,048 x 4
	1,024 x 9
	512 x 18
	8,192 x 1
	4,096 x 2
FIFO	2,048 x 4
	1,024 x 9
	512 x 18

#### 2.5.2. Bus Size Matching

All of the multi-port memory modes support different widths on each of the ports. The RAM bits are mapped LSB word 0 to MSB word 0, LSB word 1 to MSB word 1, and so on. Although the word size and number of words for each port varies, this mapping scheme applies to each port.

#### 2.5.3. RAM Initialization and ROM Operation

If desired, the contents of the RAM can be preloaded during device configuration. EBR initialization data can be loaded from the Configuration Flash.

Mach-NX EBR initialization data can also be loaded from the UFM. To maximize the number of UFM bits, initialize the EBRs used in your design to an all-zero pattern. Initializing to an all-zero pattern does not use up UFM bits. Mach-NX devices are designed such that multiple EBRs share the same initialization memory space if they are initialized to the same pattern.

By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

## 2.5.4. Memory Cascading

Larger and deeper blocks of RAM can be created using EBR sysMEM Blocks. Typically, the Lattice design tools cascade memory transparently, based on specific design inputs.



## 2.5.5. Single, Dual, Pseudo-Dual Port and FIFO Modes

Figure 2.7 shows the five basic memory configurations and their input/output names. In all the sysMEM RAM modes, the input data and addresses for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the memory array output.




Figure 2.7. sysMEM Memory Primitives



## **Table 2.6. EBR Signal Descriptions**

Port Name	Description	Active State
CLK	Clock	Rising Clock Edge
CE	Clock Enable	Active High
OCE <sup>1</sup>	Output Clock Enable	Active High
RST	Reset	Active High
BE <sup>1</sup>	Byte Enable	Active High
WE	Write Enable	Active High
AD	Address Bus	_
DI	Data In	_
DO	Data Out	_
CS	Chip Select	Active High
AFF	FIFO RAM Almost Full Flag	-
FF	FIFO RAM Full Flag	_
AEF	FIFO RAM Almost Empty Flag	_
EF	FIFO RAM Empty Flag	-
RPRST	FIFO RAM Read Pointer Reset	-

#### Notes:

- 1. Optional signals.
- 2. For dual port EBR primitives a trailing 'A' or 'B' in the signal name specifies the EBR port A or port B respectively.
- 3. For FIFO RAM mode primitive, a trailing 'R' or 'W' in the signal name specifies the FIFO read port or write port respectively.
- 4. For FIFO RAM mode primitive, FULLI has the same function as CSW(2) and EMPTYI has the same function as CSR(2).
- In FIFO mode, CLKW is the write port clock, CSW is the write port chip select, CLKR is the read port clock, CSR is the chip select, ORE is the output read enable.

The EBR memory supports three forms of write behavior for single or dual port operation:

- 1. Normal Data on the output appears only during the read cycle. During a write cycle, the data (at the current address) does not appear on the output. This mode is supported for all data widths.
- 2. Write Through A copy of the input data appears at the output of the same port. This mode is supported for all data widths.
- 3. Read-Before-Write When new data is being written, the old contents of the address appears at the output.

## 2.5.6. FIFO Configuration

The FIFO has a write port with data-in, CEW, WE and CLKW signals. There is a separate read port with data-out, RCE, RE and CLKR signals. The FIFO internally generates Almost Full, Full, Almost Empty and Empty Flags. The Full and Almost Full flags are registered with CLKW. The Empty and Almost Empty flags are registered with CLKR. Table 2.7 shows the range of programming values for these flags.

Table 2.7. Programmable FIFO Flag Ranges

Flag Name	Programming Range
Full (FF)	1 to max (up to 2 <sup>N</sup> −1)
Almost Full (AF)	1 to Full-1
Almost Empty (AE)	1 to Full-1
Empty (EF)	0

#### N = Address bit width.

The FIFO state machine supports two types of reset signals: RST and RPRST. The RST signal is a global reset that clears the contents of the FIFO by resetting the read/write pointer and puts the FIFO flags in their initial reset state. The RPRST signal is used to reset the read pointer. The purpose of this reset is to retransmit the data that is in the FIFO. In these applications, it is important to keep careful track of when a packet is written into or read from the FIFO.



## 2.5.7. Memory Core Reset

The memory core contains data output latches for ports A and B. These are simple latches that can be reset synchronously or asynchronously. RSTA and RSTB are local signals, which reset the output latches associated with port A and port B respectively. The Global Reset (GSRN) signal resets both ports. The output data latches and associated resets for both ports are as shown in Figure 2.8.




Figure 2.8. Memory Core Reset

## 2.5.8. EBR Asynchronous Reset

EBR asynchronous reset or GSR (if used) can only be applied if all clock enables are low for a clock cycle before the reset is applied and released a clock cycle after the reset is released, as shown in Figure 2.9. The GSR input to the EBR is always asynchronous.




Figure 2.9. EBR Asynchronous Reset (Including GSR) Timing Diagram

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



If all clock enables remain enabled, the EBR asynchronous reset or GSR may only be applied and released after the EBR read and write clock inputs are in a steady state condition for a minimum of 1/fMAX (EBR clock). The reset release must adhere to the EBR synchronous reset setup time before the next active read or write clock edge.

If an EBR is preloaded during configuration, the GSR input must be disabled or the release of the GSR during device wake up must occur before the release of the device I/O becoming active.

These instructions apply to all EBR RAM, ROM and FIFO implementations. For the EBR FIFO mode, the GSR signal is always enabled and the WE and RE signals act like the clock enable signals in Figure 2.9. The reset timing rules apply to the RPReset input versus the RE input and the RST input versus the WE and RE inputs. Both RST and RPReset are always asynchronous EBR inputs.

Note that there are no reset restrictions if the EBR synchronous reset is used and the EBR GSR input is disabled.



## 2.6. Programmable I/O Cells (PIC)

The programmable logic associated with an I/O is called a PIO. The individual PIO are connected to their respective sysI/O buffers and pads. On the Mach-NX devices, the PIO cells are assembled into groups of four PIO cells called a Programmable I/O Cell or PIC. The PICs are placed on all four sides of the device.

On all the Mach-NX devices, two adjacent PIO can be combined to provide a complementary output driver pair.

All PIO pairs can implement differential receivers. Half of the PIO pairs on the top edge of these devices can be configured as true LVDS transmit pairs. The PIO pairs in Bank 2 have on-chip differential termination.




Figure 2.10. Group of Four Programmable I/O Cells



#### 2.7. PIO

The PIO contains three blocks: an input register block, output register block, and tri-state register block. These blocks contain registers for operating in a variety of modes along with the necessary clock and selection logic.

Table 2.8. PIO Signal List

Pin Name	I/O Type	Description
CE	Input	Clock Enable
D	Input	Pin input from sysI/O buffer
INDD	Output	Register bypassed input
INCK	Output	Clockinput
Q0	Output	DDR positive edge input
Q1	Output	Registered input/DDR negative edge input
D0	Input	Output signal from the core (SDR and DDR)
D1	Input	Output signal from the core (DDR)
TD	Input	Tri-state signal from the core
Q	Output	Data output signals to sysl/O Buffer
TQ	Output	Tri-state output signals to sysl/O Buffer
SCLK	Input	System clock for input and output/tri-state blocks.
RST	Input	Local set reset signal

## 2.7.1. Input Register Block

The input register blocks for the PIO on all edges contain delay elements and registers that can be used to condition high-speed interface signals before they are passed to the device core.

Input signals are fed from the sysI/O buffer to the input register block (as signal D). If desired, the input signal can bypass the register and delay elements and be used directly as a combinatorial signal (INDD), and a clock (INCK). If an input delay is desired, users can select a fixed delay. I/O on Bank 2 also have a dynamic delay, DEL[4:0]. The delay, if selected, reduces input register hold time requirements when using a global clock. The input block allows two modes of operation. In single data rate (SDR) the data is registered with the system clock (SCLK) by one of the registers in the single data rate sync register block. In Generic DDR mode, two registers are used to sample the data on the positive and negative edges of the system clock (SCLK) signal, creating two data streams.

#### 2.7.2. Output Register Block

The output register block registers signals from the core of the device before they are passed to the sysl/O buffers.

In SDR mode, D0 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured as a D-type register or latch.

In DDR generic mode, D0 and D1 inputs are fed into registers on the positive edge of the clock. At the next falling edge, the registered D1 input is registered into the register Q1. A multiplexer running off the same clock is used to switch the mux between the outputs of registers Q0 and Q1 that feeds the output.

Figure 2.11 shows the output register block.






Figure 2.11. Mach-NX Output Register Block Diagram

## 2.7.3. Tri-state Register Block

The tri-state register block registers tri-state control signals from the core of the device before they are passed to the sysI/O buffers. The block contains a register for SDR operation. In SDR, TD input feeds one of the flip-flops that then feeds the output.



## 2.8. Input Gearbox

Each PIC in Bank 2 has a built-in 1:8 input gearbox. Each of these input gearboxes may be programmed as a 1:7 de-serializer or as one IDDRX4 (1:8) gearbox or as two IDDRX2 (1:4) gearboxes. Table 2.9 shows the gearbox signals.

Table 2.9. Input Gearbox Signal List

Name	I/O Type	Description
D	Input	High-speed data input after programmable delay in PIO A input register block
ALIGNWD	Input	Data alignment signal from device core
SCLK	Input	Slow-speed system clock
ECLK[1:0]	Input	High-speed edge clock
RST	Input	Reset
		Low-speed data to device core: Video RX(1:7): Q[6:0]
Q[7:0]	Output	GDDRX4(1:8): Q[7:0] GDDRX2(1:4)(IOL-A): Q4, Q5, Q6, Q7
		GDDRX2(1:4)(IOL-C): Q0, Q1, Q2, Q3

These gearboxes have three stage pipeline registers. The first stage registers sample the high-speed input data by the high-speed edge clock on its rising and falling edges. The second stage registers perform data alignment based on the control signals UPDATE and SELO from the control block. The third stage pipeline registers pass the data to the device core synchronized to the low-speed system clock. Figure 2.12 shows a block diagram of the input gearbox.






Figure 2.12. Input Gearbox



## 2.9. Output Gearbox

Some PIC in Bank 0 have a built-in 8:1 output gearbox. Each of these output gearboxes may be programmed as a 7:1 serializer or as one ODDRX4 (8:1) gearbox or as two ODDRX2 (4:1) gearboxes. Table 2.10 shows the gearbox signals.

Table 2.10. Output Gearbox Signal List

Name	I/O Type	Description
Q	Output	High-speed data output
D[7:0]	Input	Low-speed data from device core
Video TX(7:1): D[6:0]	_	_
GDDRX4(8:1): D[7:0]	_	_
GDDRX2(4:1)(IOL-A): D[3:0]	_	_
GDDRX2(4:1)(IOL-C): D[7:4]	_	_
SCLK	Input	Slow-speed system clock
ECLK [1:0]	Input	High-speed edge clock
RST	Input	Reset

The gearboxes have three stage pipeline registers. The first stage registers sample the low-speed input data on the low-speed system clock. The second stage registers transfer data from the low-speed clock registers to the high-speed clock registers. The third stage pipeline registers controlled by high-speed edge clock shift and mux the high-speed data out to the sysl/O buffer. Figure 2.13 shows the output gearbox block diagram.






Figure 2.13. Output Gearbox



## 2.10. sysI/O Buffer

Each I/O is associated with a flexible buffer referred to as a sysI/O buffer. These buffers are arranged around the periphery of the device in groups referred to as banks. The sysI/O buffers allow users to implement a wide variety of standards that are found in today's systems including LVCMOS, TTL, LVDS, BLVDS, MLVDS, and LVPECL.

Each bank is capable of supporting multiple I/O standards. In the Mach-NX devices, single-ended output buffers, ratioed input buffers (LVTTL, LVCMOS), differential (LVDS) input buffers are powered using I/O supply voltage ( $V_{CCIO}$ ). Each sysI/O bank has its own  $V_{CCIO}$ .

Mach-NX devices contain three types of sysI/O buffer pairs.

- 1. Bank 1 sysI/O Buffer Pairs
  - The sysI/O buffer pairs in Bank 1 of the device consist of two single-ended output drivers and two single-ended input buffers (for ratioed inputs such as LVCMOS and LVTTL). The I/O pairs in Bank 1 also have differential input buffers.
- 2. Bank 2 sysI/O Buffer Pairs
  - The sysI/O buffer pairs in Bank 2 of the device consist of two single-ended output drivers and two single-ended input buffers (for ratioed inputs such as LVCMOS and LVTTL). The I/O pairs on these banks also have differential input buffers with differential input termination.
- 3. Bank 0 sysI/O Buffer Pairs
  - The sysI/O buffer pairs in Bank 0 of the device consist of two single-ended output drivers and two single-ended input buffers (for ratioed inputs such as LVCMOS and LVTTL). The I/O pairs also have differential I/O buffers. Half of the sysI/O buffer pairs have true differential outputs. The sysI/O buffer pairs comprising of the A and B PIOs in every PIC in Bank 0 have a differential output driver.

## 2.10.1. Typical I/O Behavior during Power-up

The internal power-on-reset (POR) signal is deactivated when V<sub>CC</sub> and V<sub>CCIOO</sub> have reached VPORUP level defined in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. After the POR signal is deactivated, the FPGA core logic becomes active. You need to ensure that all VCCIO banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. The default configuration of the I/O pins in a blank device is tri-state with a weak pull-down to GND (some pins such as PROGRAMN and the JTAG pins have weak pull-up to VCCIO as the default functionality). The I/O pins maintain the blank configuration until VCC and VCCIO (for I/O banks containing configuration I/O) reach VPORUP levels at which time the I/O takes on the user-configured settings only after a proper download/configuration.

There are various ways for you to ensure that there are no spurious signals on critical outputs as the device powers up.

## 2.10.2. Supported Standards

The Mach-NX sysI/O buffer supports both single-ended and differential standards. Single-ended standards can be further subdivided into LVCMOS and LVTTL. The buffer supports the LVTTL, LVCMOS 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V standards. In the LVCMOS and LVTTL modes, the buffer has individually configurable options for drive strength, bus maintenance (weak pull-up, weak pull-down, bus-keeper latch or none) and open drain. BLVDS, MLVDS and LVPECL output emulation is supported on all devices. The Mach-NX devices support on-chip LVDS output buffers on approximately 30% of the I/O on Bank 1. Differential receivers for LVDS, BLVDS, MLVDS, and LVPECL are supported on select banks of Mach-NX devices.



Table 2.11 summarizes the I/O characteristics of the Mach-NX FPGAs and shows the I/O standards, together with their supply and reference voltages, supported by the Mach-NX devices.

Table 2.11. Supported Input Standards

			V <sub>ccio</sub> (Typ.)		
Input Standard	3.3 V	2.5 V	1.8 V	1.5 V	1.2 V
Single-Ended Interfaces					
LVTTL	Yes	Yes²	Yes²	Yes²	_
LVCMOS33	Yes	Yes²	Yes²	Yes²	_
LVCMOS25	Yes²	Yes	Yes²	Yes²	_
LVCMOS18	Yes²	Yes²	Yes	Yes²	_
LVCMOS15	Yes²	Yes²	Yes²	Yes	Yes²
LVCMOS12	Yes²	Yes²	Yes²	Yes²	Yes
LVCMOS10R25	_	Yes <sup>3</sup>	_	_	_
LVCMOS10R33	Yes <sup>3</sup>	_	_	_	_
Differential Interfaces					
LVDS	Yes	Yes	_	_	-
BLVDS, MLVDS, LVPECL, RSDS	Yes	Yes	_	_	_
MIPI <sup>1</sup>	Yes	Yes	_	_	-
LVTTLD	Yes	Yes²	_	_	ı
LVCMOS33D	Yes	_	_	_	-
LVCMOS25D	Yes	Yes	_	_	_
LVCMOS18D	Yes	Yes	Yes	_	_

#### Notes:

- 1. These interfaces can be emulated with external resistors in all devices.
- 2. For reduced functionality, refer to Mach-NX sysI/O Usage Guide (FPGA-TN-02233) for more details.
- 3. This input standard can be supported with the referenced input buffer.

Table 2.12. Supported Output Standards

Output Standard	V <sub>CCIO</sub> (Typ.)		
Single-Ended Interfaces			
LVTTL	3.3		
LVCMOS33	3.3		
LVCMOS25	2.5		
LVCMOS18	1.8		
LVCMOS15	1.5		
LVCMOS12	1.2		
LVCMOS10R25, Open Drain	_		
LVCMOS10R33, Open Drain	_		
LVCMOS33, Open Drain	_		
LVCMOS25, Open Drain	_		
LVCMOS18, Open Drain	_		
LVCMOS15, Open Drain	_		
LVCMOS12, Open Drain	_		



Output Standard	V <sub>CCIO</sub> (Typ.)		
Differential Interfaces			
LVDS*	2.5, 3.3		
BLVDS, MLVDS, RSDS*	2.5		
LVPECL*	3.3		
MIPI*	2.5		
LVTTLD	3.3		
LVCMOS33D	3.3		
LVCMOS25D	2.5		
LVCMOS18D	1.8		

<sup>\*</sup>Note: These interfaces can be emulated with external resistors in all devices.

## 2.10.3. sysI/O Buffer Banks

Mach-NX device has seven banks. Figure 2.14 shows the three sysl/O banks, from Bank 0 to Bank 2, and their associated supplies for all devices. Bank 3 to Bank 6 (which are not user definable I/O types) are also shown with their associated supplies.




Figure 2.14. Mach-NX I/O Banks



## 2.11. Hot Socketing

The Mach-NX devices are carefully designed to ensure predictable behavior during power-up and power-down. Leakage into I/O pins is controlled to within specified limits. This allows for easy integration with the rest of the system. These capabilities make the Mach-NX device ideal for many multiple power supply and hot-swap applications.

## 2.12. On-chip Oscillator

Every Mach-NX device has an internal CMOS oscillator. The oscillator output can be routed as a clock to the clock tree or as a reference clock to the sysCLOCK PLL using general routing resources. The oscillator frequency can be divided by internal logic. There is a dedicated programming bit and a user input to enable/disable the oscillator. The oscillator frequency ranges from 2.08 MHz to 133 MHz.

## 2.13. Hardened SoC

Figure 2.15 shows the SoC Block Diagram in the Mach-NX device. The system design consists of a RISC-V processor connected to a set of peripherals through the AHB Lite bus. The software running on the processor controls the general and PFR solution peripherals and handles all the events at runtime to perform the system functionalities.




Figure 2.15. Embedded Function Block Interface

## 2.13.1. Embedded Hardened IP Functions through SoC

All Mach-NX devices provide embedded hardened functions such as User Flash Memory (UFM). These embedded blocks are accessed via a slave AHB-Lite bus mastered by the SoC as shown in Figure 2.16. For security block, it also has the high-speed interface with routing.

- 32-bit RISC-V processor and embedded peripherals
  - On chip System Memory
  - Timer
  - I<sup>2</sup>C/SMBus Slaves
  - QSPI Master



- QSPI Monitor
- I<sup>2</sup>C Monitor
- GPIO

#### 2.13.2. Secure Enclave

Every Mach-NX device contains one Secure Enclave IP core as part of the SoC. The core is responsible for all the security related functions, including encryption, authentication, and key generation in both configuration and user modes.

Secure Enclave provides the following major functions:

- Secure Hash Algorithm (SHA) 256 bits
- Elliptic Curve Digital Signature Algorithm (ECDSA) Generation and verification
- Message Authentication Codes (MACs) Hash-based MAC (HMAC)
- Elliptic Curve Diffie-Hellman (ECDH) Scheme
- Elliptic Curve Cryptography (ECC) Key Pair Generation Public key/Private key
- Elliptic Curve Illustrated Encryption Standard (ECIES) Encryption/Decryption
- True Random Number Generator (TRNG)
- Advanced Encryption Standard (AES) 128/256 bits
- Authentication controller for configuration engine
- Slave AHB-Lite bus, mastered by the SoC
- High Speed Port (HSP) for FIFO-based streaming data transfer
- Unique Secure ID




Figure 2.16. Secure Enclave Core Block Diagram

To ensure the security and authenticity of the configuration bitstream, Mach-NX devices offer the following features:



- Bitstream Encryption
- Bitstream Authentication
- Bitstream Encryption and Authentication

When encryption is enabled, Diamond software encrypts the bitstream using AES key. When authentication is enabled, Lattice Diamond software attaches a certificate, which is based on the bitstream digest to the bitstream using customer's private key from the public/private ECDSA key pair. When both features are enabled, Lattice Diamond software generates the bitstream digest and attaches the ECDSA certificate/signature to this bitstream first. In the second step, this bitstream with the signature is encrypted using the AES Key.

When programming the bitstream to the configuration image space, AES decryption and authentication are executed based on the associated AES/ECDSA public key. Once the authentication is successful, the programming is complete and the "Done" bit is set. If the authentication is unsuccessful, the Mach-NX device stays in an unprogrammed state. After programming successfully, the Mach-NX SRAM is configured from flash to enter normal mode after power-cycling, refresh, or ProgramN toggling. It is optional to run the authentication again for each configuration with the selection of fast boot.

There are multiple hard/soft lock controls to enable the reading and writing of specific Flash location, configuration or UFM, for the high security application with the OTP option to prevent any further change to the device.

Mach-NX device provides a unique, immutable key known with Unique Secure ID. Unique Secure ID is used by Secure Enclave to generate paired public key, to perform AES encryption and decryption, and to provide other security related functions. This Unique Secure ID is unique for every device, never leaves the device and is inaccessible. No peripheral can reach the Unique Secure ID including the device's own fabric.

User logic in the fabric can also access security functions in the Secure Enclave through a slave AHB-Lite bus mastered by the SoC for the control and status register access. Payload data transfer in and out of the Secure Enclave is enabled through a FIFO-based pipelined High Speed Port. For example, the Mach-NX device can be used to authenticate the microcontroller firmware image stored in the SPI memory chip attached to the Mach-NX device before booting the microcontroller. Here the High Speed Port with the Secure Enclave can be used to transfer the contents stored in the SPI memory into the Secure Enclave for digesting of the firmware image, a step associated with the overall ECDSA authentication of the microcontroller firmware.

## 2.14. User Flash Memory (UFM)

Mach-NX devices provide a UFM block that can be used for a variety of applications including storing a portion of the configuration image, initializing EBRs to store PROM data or, as a general purpose user Flash memory. It also has a dedicated block for the user key storage and lock control. The UFM block connects to the device core through a slave AHB-Lite bus mastered by the SoC. You can also access the UFM block through the JTAG, I<sup>2</sup>C, and SPI interfaces of the device. The UFM block offers the following features:

- Non-volatile storage up to 1064 kb
- Dedicated 172 kb non-volatile storage (UFM2) for user key
- 100K write cycles
- Write access is performed page-wise; each page has 128 bits (16 bytes)
- Auto-increment addressing
- AHB-Lite slave port

#### Table 2.13. Mach-NX UFM Size

Device	UFM0 (kbit)	UFM1 (kbit)	UFM2 (kbit)	CFG1 (kbit)*
LFMNX-50	458	458	147	1,605

<sup>\*</sup>Note: When the dual boot feature is disabled, the CFG1 space can be repurposed as the additional UFM usage.



## 2.15. Standby Mode and Power Saving Options

Mach-NX devices are designed with features that allow users to meet the static and dynamic power requirements of their applications by controlling various device subsystems such as the band gap, power-on-reset circuitry, I/O bank controllers, power guard, on-chip oscillator, PLLs, and others. In order to maximize power savings, Mach-NX devices support a low power Stand-by mode.

In the standby mode, the Mach-NX devices are powered on and configured. Internal logic, I/O and memories are switched on and remain operational, as the user logic waits for an external input. The device enters this mode when the standby input of the standby controller is toggled or when an appropriate I<sup>2</sup>C or JTAG instruction is issued by an external master. Various subsystems in the device such as the band gap, power-on-reset circuitry can be configured such that they are automatically turned "off" or go into a low power consumption state to save power when the device enters this state. Note that the Mach-NX devices are powered on when in standby mode and all power supplies should remain in the Recommended Operating Conditions.

Table 2.14. Mach-NX Power Saving Features Description

Device Subsystem	Feature Description
Band gap	The band gap can be turned off in standby mode. When the band gap is turned off, analog circuitry such as the POR, PLLs, on-chip oscillator, and differential I/O buffers are also turned off.
Power-On-Reset (POR)	The POR can be turned off in standby mode. This monitors VCC levels. In the event of unsafe VCC drops, this circuit reconfigures the device. When the POR circuitry is turned off, limited power detector circuitry is still active. This option is only recommended for applications in which the power supply rails are reliable.
On-Chip Oscillator	The on-chip oscillator has two power saving features. It may be switched off if it is not needed in your design. It can also be turned off in Standby mode.
PLL	Similar to the on-chip oscillator, the PLL also has two powersaving features. It can be statically switched off if it is not needed in a design. It can also be turned off in Standby mode. The PLL waits until all output clocks from the PLL are driven low before powering off.
I/O Bank Controller	Differential I/O buffers (used to implement standards such as LVDS) consume more than ratioed single-ended I/O such as LVCMOS and LVTTL. The I/O bank controller allows you to turn these I/O off dynamically on a per bank selection.
Dynamic Clock Enable for Primary Clock Nets	Each primary clock net can be dynamically disabled to save power.
Power Guard Power Guard	Power Guard is a feature implemented in input buffers. This feature allows users to switch off the input buffer when it is not needed. This feature can be used in both clock and data paths. Its biggest impact is that in the standby mode it can be used to switch off clock inputs that are distributed using general routing resources.



#### 2.16. Power-On Reset

Mach-NX devices have power-on reset circuitry to monitor  $V_{CCINT}$  and  $V_{CCIO}$  voltage levels during power-up and operation. At power-up, the POR circuitry monitors  $V_{CCINT}$  and  $V_{CCIOO}$  (controls configuration) voltage levels. It then triggers download from the on-chip configuration Flash memory after reaching the  $V_{PORUP}$  level specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. For "C" devices with voltage regulators,  $V_{CCINT}$  is regulated from the  $V_{CC}$  supply voltage. From this voltage reference, the time taken for configuration and entry into user mode is specified as Flash Download Time ( $t_{REFRESH}$ ) in the DC and Switching Characteristics section of this data sheet. Before and during configuration, the I/O are held in tri-state. I/O are released to user functionality once the device has finished configuration.

Once the device enters into user mode, the POR circuitry can optionally continue to monitor  $V_{CCINT}$  levels. If  $V_{CCINT}$  drops below  $V_{PORDNBG}$  level (with the band gap circuitry switched on) or below  $V_{PORDNSRAM}$  level (with the band gap circuitry switched off to conserve power) device functionality cannot be guaranteed. In such a situation the POR issues a reset and begins monitoring the  $V_{CCINT}$  and  $V_{CCIO}$  voltage levels.  $V_{PORDNBG}$  and  $V_{PORDNSRAM}$  are both specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet.

When the band gap circuitry is switched off, the POR circuitry also shuts down. The device is designed such that a minimal, low power POR circuit is still operational (this corresponds to the  $V_{PORDNSRAM}$  reset point described in the paragraph above). However, this circuit is not as accurate as the one that operates when the band gap is switched on. The low power POR circuit emulates an SRAM cell and is biased to trip before the vast majority of SRAM cells flip. If you are concerned about the  $V_{CC}$  supply dropping below  $V_{CC}$  (min), do not shut down the band gap or POR circuit.

### 2.17. Configuration and Testing

This section describes the configuration and testing features of the Mach-NX family.

#### 2.17.1. IEEE 1149.1-Compliant Boundary Scan Testability

All Mach-NX devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant test access port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/O: TDI, TDO, TCK and TMS. The test access port shares its power supply with  $V_{\text{CCIO}}$  Bank 0 and can operate with LVCMOS3.3, 2.5, 1.8, 1.5, and 1.2 standards.

For more details on boundary scan test, see Boundary Scan Testability with Lattice sysI/O Capability (AN8066) and Minimizing System Interruption During Configuration Using TransFRTechnology (TN1087).

#### 2.17.2. Device Configuration

All Mach-NX devices contain two ports that can be used for device configuration. The Test Access Port (TAP), which supports bit-wide configuration and the sysCONFIG port, which supports serial configuration through I<sup>2</sup>C or SPI. The TAP supports both the IEEE Standard 1149.1 Boundary Scan specification and the IEEE Standard 1532 In-System Configuration specification. There are various ways to configure a Mach-NX device:

- Internal Flash Download
- JTAG
- System microprocessor to drive a serial slave SPI port (SSPI mode)
- Standard I<sup>2</sup>C Interface to system microprocessor

Upon power-up, the configuration SRAM is ready to be configured using the selected sysCONFIG port. Once a configuration port is selected, it remains active throughout that configuration cycle. The IEEE 1149.1 port can be activated any time after power-up by sending the appropriate command through the TAP port. Optionally, the device can run a CRC check upon entering the user mode. This ensures that the device was configured correctly.

The sysCONFIG port has 10 dual-function pins, which can be used as general purpose I/O, if they are not required for configuration.

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Lattice design software uses proprietary compression technology to compress bit-streams for use in Mach-NX devices. Use of this technology allows Lattice Semiconductor to provide a lower cost solution. In the unlikely event that this technology is unable to compress bitstreams to fit into the amount of on-chip Flash, there are a variety of techniques that can be utilized to allow the bitstreams to fit into the on-chip Flash.

#### 2.17.2.1. Encryption & Authentication

With the FPGA, Mach-NX device can provide highly secured control for the device programming and configuration. It uses ECDSA256 algorithm for Configuration Image Authentication. It has the AES256 encryption for additional security and IP protection.

#### 2.17.2.2. Transparent Field Reconfiguration (TransFR)

TransFR is a unique Lattice technology that allows users to update their logic in the field without interrupting system operation using a simple push-button solution. For more details, refer to Minimizing System Interruption During Configuration Using TransFR Technology (TN1087) for details.

#### 2.17.2.3. Lock Bits and Lock Control Policy

Mach-NX device has read, program, and erase permission control for external CFG ports and for internal AHB-Lite bus to access Flash sectors. External CFG ports include JTAG, slave SPI, and slave I<sup>2</sup>C. The way to support this feature is to deploy three permission control setting bits for each sectors as SEC\_READ, SEC\_PROG, and SEC\_ERASE.

- SEC\_READ Disable the READ access. This prevents user content from being exposed to external CFG port.
- SEC\_PROG Disable the PROGRAM access. This prevents unexpected incremental programming to modify the current user setting, such as AES KEY, ECDSA PUBLIC KEY or authenticated Bitstream, and others.
- SEC\_ERASE— Disable the ERASE access. This prevents unexpected incremental programming to modify the current user setting, such as AES KEY, ECDSA PUBLIC KEY or authenticated Bitstream, and others. This also ensures a safe boot up.

Mach-NX device also provides *Hard Lock* and *Soft Lock* modes for flexible permission control. *Soft Lock* means the security setting bits can be modified by internal AHB-Lite bus. In this way, user logic can enable or disable the access by altering the security control bits through internal AHB-Lite Bus. *Hard Lock* mode means user logic cannot alter permission control bits through internal AHB-Lite bus. The SEC\_HLOCK bit is used to choose between the *Soft Lock* and *Hard Lock* modes.

For detailed information regarding Lock Bits and Lock Control Policy, refer to Mach-NX Programming and Configuration Usage Guide (FPGA-TN-02231).

#### 2.17.2.4. Tamper Detection and Response

Configuration logic automatically detects a variety of threat from configuration ports. These threats include any commands/instructions that:

- Try to access Flash/SRAM without entering password or with entering wrong password, if password protection is enabled.
- Try to access Flash/SRAM that is under Soft/Hard Lock protection.
- Attempt to enter MANUFACTURE mode.
- Shift in a wrong password by LSC\_SHIFT\_PASSWORD.

The Configuration module asserts *threat detect* to user logic once the enabled type of threat has been detected. Also, the Configuration module reports which type of threat is detected and from which configuration port the threat comes.

Once a certain threat has been detected, User logic may inform the Configuration module to disable configuration ports to avoid a dictionary style attack.

#### 2.17.2.5. Password

The Mach-NX device maintains the legacy support for password-based security access feature also known as Flash Protect Key. The Flash Protect Key feature provides a method of controlling access to the Configuration and Programming modes of the device. When enabled, the Configuration and Programming edit mode operations including



Write, Verify and Erase operations are allowed only when coupled with a Flash Protect Key, which matches that expected by the device. Without a valid Flash Protect Key, you can perform only rudimentary non-configuration operations such as Read Device ID.

#### 2.17.2.6. On-chip Dual Boot

Mach-NX devices can optionally boot from two patterns, a primary bitstream and a golden bitstream. If the primary bitstream is found to be corrupt while being downloaded into the SRAM, the device shall then automatically re-boot from the golden bitstream. Mach-NX device also supports the option to boot from the latest image in a ping-pong style, or user select for the boot image.

#### 2.17.2.7. Soft Error Detection

The Soft Error Detection (SED) feature is a CRC check of the SRAM cells after the device is configured. This check ensures that the SRAM cells were configured successfully. This feature is enabled by a configuration bit option. The Soft Error Detection (SED) can also be initiated in user mode via an input to the fabric. The clock for the Soft Error Detection (SED) circuit is generated using a dedicated divider. The undivided clock from the on-chip oscillator is the input to this divider. For low power applications, you can switch off the Soft Error Detection circuit.

#### 2.17.2.8. Soft Error Correction

The Mach-NX device supports Soft Error Correction (SEC). When BACKGROUND\_RECONFIG is enabled using the Lattice Diamond Software in a design, asserting the PROGRAMN pin or issuing the REFRESH sysConfig command refreshes the SRAM array from configuration memory. Only the detected error bit is corrected. No other SRAM cells are changed, allowing the user design to function uninterrupted.

During the project design phase, if the overall system cannot guarantee containment of the error or its subsequent effects on downstream data or control paths, Lattice Semiconductor recommends using SED only. Mach-NX device can then be soft-reset by asserting PROGRAMN or issuing the Refresh command over a sysConfig port in response to SED. Soft-reset additionally erases the SRAM array prior to the SRAM refresh, and asserts internal Reset circuitry to guarantee a known state.

#### 2.18. TraceID

Each Mach-NX device contains a unique (per device) TraceID that can be used for tracking purposes or for IP security applications. The TraceID is 64 bits long. Eight out of 64 bits are user-programmable, the remaining 56 bits are factory-programmed. The TraceID is accessible through the slave AHB-Lite bus mastered by the SoC and can also be accessed through the SPI, I<sup>2</sup>C, or JTAG interfaces.



## 3. DC and Switching Characteristics

## 3.1. Absolute Maximum Rating

Table 3.1. Absolute Maximum Rating<sup>1, 2, 3</sup>

	Min	Max	Unit
Supply Voltage V <sub>CC</sub>	-0.5	1.10	V
Supply Voltage V <sub>CCB</sub> , V <sub>CCAUX</sub>	-0.5	1.98	V
I/O Supply Voltage V <sub>CCIO0,1,2,5,6</sub>	-0.5	3.63	V
I/O Supply Voltage V <sub>CCIO3,4</sub>	-0.5	1.98	V
I/O Tri-state Voltage Applied <sup>4,5</sup>	-0.5	3.75	V
Dedicated Input Voltage Applied <sup>4</sup>	-0.5	3.75	V
Storage Temperature (Ambient)	<b>-</b> 55	125	°C
Junction Temperature (T <sub>J</sub> )	-40	125	°C

#### Notes:

- Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional
  operation of the device at these or any other conditions above those indicated in the operational sections of this specification is
  not implied.
- 2. Compliance with the Lattice Thermal Management (FPGA-TN-02044) document is required.
- 3. All voltages referenced to GND.
- 4. Overshoot and undershoot of -2 V to (VIHMAX + 2) volts is permitted for a duration of <20 ns.
- 5. The dual function I2C pins SCL and SDA are limited to -0.25 V to 3.75 V or to -0.3 V with a duration of <20 ns.

## 3.2. Recommended Operating Conditions

Table 3.2. Recommended Operating Conditions<sup>1</sup>

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V <sub>CC</sub> <sup>1</sup>	Core Supply Voltage	V <sub>CC</sub> = 1.0	0.95	1.0	1.05	V
V <sub>CCB</sub>	Auxiliary core supply voltage	_	1.746	1.8	1.98	V
V <sub>CCIO0,1,2,5,6</sub> 1, 2, 3		V <sub>CCIO</sub> = 3.3	3.135	3.30	3.465	V
V <sub>CCIO0,1,2,5,6</sub> 1, 2, 3		$V_{CCIO} = 2.5$	2.375	2.50	2.625	V
V <sub>CCIO1,2,3,4,5,6</sub> 1, 2, 3		V <sub>CCIO</sub> = 1.8	1.71	1.80	1.89	V
V <sub>CCIO1,2,3,4,5,6</sub> 1, 2, 3	I/O Driver Supply Voltage	V <sub>CCIO</sub> = 1.5	1.425	1.50	1.575	V
V <sub>CCIO3,4</sub> 1, 2, 3	170 Dilver Supply Voltage	V <sub>CCIO</sub> = 1.35 (For DDR3L Only)	1.2825	1.35	1.4175	V
Vccio1,2,3,4,5,6 <sup>1, 2, 3</sup>		V <sub>CCIO</sub> = 1.2	1.14	1.20	1.26	V
V <sub>CCIO3,4</sub> 1, 2, 3		V <sub>CCIO</sub> = 1.0	0.95	1.00	1.05	V
t <sub>JCOM</sub>	Junction Temperature Commercial Operation	_	0	_	85	°C
tjind	Junction Temperature Industrial Operation	_	-40	-	100	°C

#### Notes:

- 1. Like power supplies must be tied together. For example, if V<sub>CCIO</sub> and V<sub>CC</sub> are both the same voltage, they must also be the same supply.
- 2. See recommended voltages by I/O standard in subsequent table.
- 3.  $V_{CCIO}$  pins of unused I/O banks should be connected to the  $V_{CC}$  power supply on boards.



## 3.3. Power Supply Ramp Rates

#### **Table 3.3. Power Supply Ramp Rates**

	Symbol	Parameter	Min.	Тур.	Max.	Units
ĺ	t <sub>RAMP</sub>	Power supply ramp rates for all power supplies.	0.01	1	40	V/ms

Note: Assumes monotonic ramp rates.

## 3.4. Power-On Reset Voltage Levels

#### Table 3.4. Power-On Reset Voltage Levels

Symbol	Parameter	Min.	Тур.	Max.	Units
V <sub>PORUP</sub>	Power-On-Reset ramp up trip point (band gap based circuit monitoring V <sub>CCINT</sub> and V <sub>CCIOO</sub> )	0.90	-	1.06	٧
V <sub>PORUPEXT</sub>	Power-On-Reset ramp up trip point (band gap based circuit monitoring external Vcc power supply)	1.50	_	2.10	V
VPORNBG	Power-On-Reset ramp down trip point (band gap based circuit monitoring V <sub>CCINT</sub> )	0.75	_	1.04	V
V <sub>PORDNBGEXT</sub>	Power-On-Reset ramp down trip point (band gap based circuit monitoring $V_{\text{CC}}$ )	0.98	_	1.44	V
V <sub>PORDNSRAM</sub>	Power-On-Reset ramp down trip point (SRAM based circuit monitoring VCCINT)	_	0.84	-	V
Vpordnsramext	Power-On-Reset ramp down trip point (SRAM based circuit monitoring V <sub>CC</sub> )	_	1.16		V

#### Notes:

- These POR trip points are only provided for guidance. Device operation is only characterized for power supply voltages specified
  under recommended operating conditions.
- V<sub>PORUP</sub> (min.) and V<sub>PORDNBG</sub> (max.) are in different process corners. For any given process corner V<sub>PORDNBG</sub> (max.) is always 12.0 mV below V<sub>PORUP</sub>(min.).
- V<sub>CCIOO</sub> does not have a Power-On-Reset ramp down trip point. V<sub>CCIOO</sub> must remain within the Recommended Operating Conditions to ensure proper operation.

## 3.5. Hot Socketing Specifications

#### **Table 3.5. Hot Socketing Specifications**

Symbol	Parameter	Condition	Max.	Units
I <sub>DK</sub>	Input or I/O leakage Current	$0 < V_{IN} < V_{IH} (MAX)$	±1.5	mA

#### Notes:

- Insensitive to sequence of  $V_{CC}$  and  $V_{CCIO}$ . However, assumes monotonic rise/fall rates for  $V_{CC}$  and  $V_{CCIO}$ .
- 0 < V<sub>CC</sub> < V<sub>CC</sub> (MAX), 0 < V<sub>CCIO</sub> < V<sub>CCIO</sub> (MAX).
- I<sub>DK</sub> is additive to I<sub>PU</sub>, I<sub>PD</sub> or I<sub>BH</sub>.
- Hot socket specification defines when the hot socketed device junction temperature is at 85 °C or below. When the hot socketed device junction temperature is above 85 °C, the IDK current can exceed the above spec.



## 3.6. Programming/Erase Specifications

Table 3.6. Programming/Erase Specifications

Symbol	Parameter	Min	Max.	Units
N	Flash Programming cycles per t <sub>RETENTION</sub>	1	1,000	Cualos
Nprogcyc	Flash Write/Erase cycles	-	10,000	Cycles
	Data retention at 100°C junction temperature	10	_	Voors
TRETENTION	Data retention at 85°C junction temperature	20	_	Years

#### Notes:

- Maximum Flash memory reads are limited to 7.5E13 cycles over the lifetime of the product.
- A Write/Erase cycle is defined as any number of writes over time followed by any erase cycle.

#### 3.7. ESD Performance

Refer to the Mach-NX Product Family Qualification Summary for complete qualification data, including ESD performance.

#### 3.8. DC Electrical Characteristics

Over Recommended Operating Conditions

**Table 3.7. DC Electrical Characteristics** 

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
		Clamp OFF and V <sub>CCIO</sub> < V <sub>IN</sub> < V <sub>IH</sub> (MAX)	_	_	175	μΑ
I <sub>IL</sub> , I <sub>IH</sub> <sup>1, 4</sup>		Clamp OFF and V <sub>IN</sub> = V <sub>CCIO</sub>	-10	_	10	μΑ
	Innut or I/O Lookaga	Clamp OFF and $V_{CCIO}$ - 0.97 V < $V_{IN}$ < $V_{CCIO}$	-175	-	_	μΑ
	Input or I/O Leakage	Clamp OFF and 0 V < V <sub>IN</sub> < V <sub>CCIO</sub> – 0.97 V	-	_	10	μΑ
		Clamp OFF and V <sub>IN</sub> = GND	_	_	10	μΑ
		Clamp ON and 0 V < V <sub>IN</sub> < V <sub>CCIO</sub>	-	-	10	μΑ
I <sub>PU</sub>	I/O Active Pull-up Current	0 < V <sub>IN</sub> < 0.7 V <sub>CCIO</sub>	-30	_	-309	μΑ
I <sub>PD</sub>	I/O Active Pull-down Current	V <sub>IL</sub> (MAX) < V <sub>IN</sub> < V <sub>CCIO</sub>	30	_	305	μΑ
I <sub>BHLS</sub>	Bus Hold Low sustaining current	$V_{IN} = V_{IL}(MAX)$	30	_		μΑ
I <sub>BHHS</sub>	Bus Hold High sustaining current	V <sub>IN</sub> = 0.7V <sub>CCIO</sub>	-30	_	_	μΑ
I <sub>BHLO</sub>	Bus Hold Low Overdrive current	0 ≤ V <sub>IN</sub> ≤ V <sub>CCIO</sub>	_	_	305	μΑ
Івнно	Bus Hold High Overdrive current	0 ≤ V <sub>IN</sub> ≤ V <sub>CCIO</sub>	-	_	-309	μΑ
$V_{BHT}^3$	Bus Hold Trip Points	_	VIL (MAX)	_	VIH (MIN)	V
C1	I/O Capacitance <sup>2</sup>	$V_{CCIO}$ = 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, $V_{CC}$ = Typ., $V_{IO}$ = 0 to $V_{IH}$ (MAX)	3	5	9	pf
		V <sub>CCIO</sub> = 3.3 V, Hysteresis = Large	-	450	-	mV
		V <sub>CCIO</sub> = 2.5 V, Hysteresis = Large	_	250	_	mV
		V <sub>CCIO</sub> = 1.8 V, Hysteresis = Large	-	125	-	mV
V <sub>HYST</sub>	Hysteresis for Schmitt Trigger	V <sub>CCIO</sub> = 1.5 V, Hysteresis = Large	_	100	_	mV
V HYST	Inputs <sup>5</sup>	V <sub>CCIO</sub> = 3.3 V, Hysteresis = Small	-	250	-	mV
		V <sub>CCIO</sub> = 2.5 V, Hysteresis = Small	_	150	_	mV
		V <sub>CCIO</sub> = 1.8 V, Hysteresis = Small	_	60	_	mV
		V <sub>CCIO</sub> = 1.5 V, Hysteresis = Small	_	40	_	mV

#### Notes:

- 1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Bus maintenance circuits are disabled.
- 2.  $T_A$  25 °C, f = 1.0 MHz.
- 3. Refer to V<sub>IL</sub> and V<sub>IH</sub> in the sysI/O Single-Ended DC Electrical Characteristics table of this document.



- 4. When V<sub>IH</sub> is higher than V<sub>CCIO</sub>, a transient current typically of 30 ns in duration or less with a peak current of 6 mA can occur on the high-to-low transition. For true LVDS output pins in Mach-NX devices, V<sub>IH</sub> must be less than or equal to V<sub>CCIO</sub>.
- 5. With bus keeper circuit turned on.

### 3.9. Static Supply Current

#### Table 3.8. Static Supply Current<sup>1, 2, 3, 6</sup>

Symbol	Parameter	Typ.⁴	Units
Icc	Core Power Supply	20	mA
Icao	Bank Power Supply <sup>5</sup> V <sub>CCIO</sub> = 2.5 V	10	μΑ

#### Notes:

- Assumes blank pattern with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMOS and held at V<sub>CCIO</sub> or GND, on-chip oscillator is off, on-chip PLL is off.
- 2. Frequency = 0 MHz.
- 3.  $T_J = 25$  °C, power supplies at nominal voltage.
- 4. Does not include pull-up/pull-down.
- 5. To determine the Mach-NX peak start-up current data, use the Power Calculator tool.
- 6. Determination of safe ambient operating conditions requires use of the Diamond Power Calculator tool.

## 3.10. Programming and Erase Supply Current

## Table 3.9. Programming and Erase Supply Current<sup>1, 2, 3, 4</sup>

Symbol	Parameter	Typ.⁴	Units
Icc	Core Power Supply	71	mA
I <sub>ccio</sub>	Bank Power Supply <sup>5</sup> V <sub>CCIO</sub> = 2.5 V	10	μΑ

#### Notes:

- 1. Assumes all inputs are held at V<sub>CCIO</sub> or GND and all outputs are tri-stated.
- 2. Typical user pattern.
- 3. JTAG programming is at 25 MHz.
- 4.  $T_J = 25$  °C, power supplies at nominal voltage.
- 5. Per bank. V<sub>CCIO</sub> = 2.5 V. Does not include pull-up/pull-down.



## 3.11. sysI/O Recommended Operating Conditions

Table 3.10. sysI/O Recommended Operating Conditions

Chandand		V <sub>ccio</sub> (V)			V <sub>REF</sub> (V)	
Standard	Min.	Тур.	Max.	Min.	Тур.	Max.
LVCMOS 3.3	3.135	3.3	3.465	_	_	_
LVCMOS 2.5	2.375	2.5	2.625	_	ı	_
LVCMOS 1.8	1.71	1.8	1.89	_	-	_
LVCMOS 1.5	1.425	1.5	1.575	_	ı	_
LVCMOS 1.2	1.14	1.2	1.26	_	-	_
LVTTL	3.135	3.3	3.465	_		_
LVDS25 <sup>1, 2</sup>	2.375	2.5	2.625	_	_	_
LVDS33 <sup>1, 2</sup>	3.135	3.3	3.465	_	_	_
LVPECL <sup>1</sup>	3.135	3.3	3.465	_	_	_
BLVDS <sup>1</sup>	2.375	2.5	2.625	_	_	_
LVCMOS25R33	3.135	3.3	3.465	1.1	1.25	1.4
LVCMOS18R33	3.135	3.3	3.465	0.75	0.9	1.05
LVCMOS18R25	2.375	2.5	2.625	0.75	0.9	1.05
LVCMOS15R33	3.135	3.3	3.465	0.6	0.75	0.9
LVCMOS15R25	2.375	2.5	2.625	0.6	0.75	0.9
LVCMOS12R33	3.135	3.3	3.465	0.45	0.6	0.75
LVCMOS12R25	2.375	2.5	2.625	0.45	0.6	0.75
LVCMOS10R33	3.135	3.3	3.465	0.35	0.5	0.65
LVCMOS10R25	2.375	2.5	2.625	0.35	0.5	0.65

#### Notes:

- 1. Inputs on-chip. Outputs are implemented with the addition of external resistors.
- 2. For the dedicated LVDS buffers.



## 3.12. sysI/O Single-Ended DC Electrical Characteristics

Table 3.11. sysI/O Single-Ended DC Electrical Charateristics 1,2

Input/Output		V <sub>IL</sub>	VIII	H	VOL Max.	V01124 (1)	IOL Max.4	IOH Max.4	
Standard	Min. (V) <sup>3</sup>	Max. (V)	Min. (V)	Max. (V)	(V)	VOH Min. (V)	(mA)	(mA)	
							4	-4	
					0.4	V 0.4	8	-8	
LVCMOS 3.3 LVTTL	-0.3	0.8	2.0	3.6	0.4	$V_{CCIO} - 0.4$	12	-12	
LVIIL							16	-16	
					0.2	$V_{\text{CCIO}} - 0.2$	0.1	-0.1	
							4	-4	
					0.4	V <sub>CCIO</sub> – 0.4	8	-8	
LVCMOS 2.5	-0.3	0.7	1.7	3.6	0.4	V <sub>CCIO</sub> – 0.4	12	-12	
							16	-16	
					0.2	V <sub>CCIO</sub> – 0.2	0.1	-0.1	
	-0.3						4	-4	
LVCMOS 1.8		0.25.1/	0.65 V <sub>ccio</sub>	3.6	0.4	V <sub>CCIO</sub> - 0.4	8	-8	
		0.35 V <sub>CCIO</sub>					12	-12	
						0.2	V <sub>CCIO</sub> – 0.2	0.1	-0.1
		0.35 V <sub>ccio</sub>	0.65 V <sub>CCIO</sub>	3.6		0.4	V 0.4	4	-4
LVCMOS 1.5	-0.3				0.4	$V_{CCIO} - 0.4$	8	-8	
					0.2	V <sub>CCIO</sub> – 0.2	0.1	-0.1	
		0.35 V <sub>CCIO</sub>	0.65 V <sub>ccio</sub>	3.6	0.4	V 0.4	4	-2	
LVCMOS 1.2	-0.3				0.4	$V_{CCIO} - 0.4$	8	-6	
					0.2	V <sub>CCIO</sub> – 0.2	0.1	-0.1	
LVCMOS25R33	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> +0.1	3.6	NA	NA	NA	NA	
LVCMOS18R33	-0.3	$V_{REF} - 0.1$	V <sub>REF</sub> +0.1	3.6	NA	NA	NA	NA	
LVCMOS18R25	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> +0.1	3.6	NA	NA	NA	NA	
LVCMOS15R33	-0.3	$V_{REF} - 0.1$	V <sub>REF</sub> +0.1	3.6	NA	NA	NA	NA	
LVCMOS15R25	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> +0.1	3.6	NA	NA	NA	NA	
LVCMOS12R33	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> +0.1	3.6	0.40	NA	24, 16, 12,	NA	
LV CIVIO312N33	-0.5	V REF — U. 1	V REF+O. 1	5.0	0.40	NA	8, 4	NA	
LVCMOS12R25	-0.3	$V_{\text{REF}} - 0.1$	V <sub>REF</sub> +0.1	3.6	0.40	NA	16, 12, 8, 4	NA	
LVCMOS10R33	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> +0.1	3.6	0.40	NA	24, 16, 12,	NA	
	0.5			3.0	0.40	NA.	8, 4	NA	
LVCMOS10R25	-0.3	$V_{\text{REF}} - 0.1$	V <sub>REF</sub> +0.1	3.6	0.40	NA	16, 12, 8, 4	NA	

#### Notes:

- Mach-NX devices allow LVCMOS inputs to be placed in I/O banks where V<sub>CGO</sub> is different from what is specified in the applicable JEDEC specification. This is referred to as a ratioed input buffer. In a majority of cases, this operation follows or exceeds the applicable JEDEC specification.
- 2. Mach-NX devices allow for LVCMOS referenced I/O, which follow applicable JEDEC specifications.
- 3. The dual function I<sup>2</sup>C pins SCL and SDA are limited to a  $V_{IL}$  min of  $-0.25\,$  V or to  $-0.3\,$  V with a duration of <10 ns.
- 4. For electromigration, the average DC current sourced or sinked by I/O pads between two consecutive V<sub>CCIO</sub> or GND pad connections, or between the last V<sub>CCIO</sub> or GND in an I/O bank and the end of an I/O bank, as shown in the Logic Signal Connections table (also shown as I/O grouping) shall not exceed a maximum of n \* 8 mA. "n" is the number of I/O pads between the two consecutive bank V<sub>CCIO</sub> or GND connections or between the last V<sub>CCIO</sub> and GND in a bank and the end of a bank. I/O Grouping can be found in the Data Sheet Pin Tables, which can also be generated from the Lattice Diamond software.



## 3.13. sysI/O Differential Electrical Characteristics

The LVDS differential output buffers are available on the top side of the Mach-NX FPGA family.

#### 3.13.1. LVDS


Over Recommended Operating Conditions.

Table 3.12. LVDS

Parameter Symbol	Parameter Description	Test Conditions	Min.	Тур.	Max.	Units
Vara Vara	Input Voltage	V <sub>CCIO</sub> = 3.3 V	0	_	2.6	V
VINP, VINM	input voitage	V <sub>CCIO</sub> = 2.5 V	0	_	2.0	V
$V_{THD}$	Differential Input Threshold	_	±100	_		mV
W.	Innut Common Mode Voltage	V <sub>CCIO</sub> = 3.3 V	0.05	_	2.6	V
V <sub>CM</sub>	Input Common Mode Voltage	V <sub>CCIO</sub> = 2.5 V	0.05	_	2.0	V
I <sub>IN</sub>	Input current	Poweron	_	_	±10	μΑ
V <sub>OH</sub>	Output high voltage for V <sub>OP</sub> or V <sub>OM</sub>	R <sub>T</sub> = 100 Ω	_	1.375	_	V
V <sub>OL</sub>	Output low voltage for V <sub>OP</sub> or V <sub>OM</sub>	R <sub>T</sub> = 100 Ω	0.9	1.025	_	V
V <sub>OD</sub>	Output voltage differential	$(V_{OP}-V_{OM})$ , $R_T = 100 \Omega$	250	350	450	mV
$\Delta V_{OD}$	Change in $V_{\text{OD}}$ between high and low	_	_	_	50	mV
Vos	Output voltage offset	$(V_{OP} - V_{OM})/2$ , $R_T = 100 \Omega$	1.1	1.20	1.395	V
$\Delta V_{OS}$	Change in V <sub>OS</sub> between H and L	_	_	_	50	mV
losp	Output short circuit current	V <sub>OD</sub> = 0 V driver outputs shorted	_	_	24	mA

#### 3.13.2. LVDS Emulation

Mach-NX devices can support LVDS outputs via emulation (LVDS25E). The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs. The scheme shown in Figure 3.1 is one possible solution for LVDS standard implementation. Resistor values in Figure 3.1 are industry standard values for 1% resistors.



Note: All resistors are ±1%.

Figure 3.1. LVDS Using External Resistors (LVDS25E)



#### 3.13.3. LVDS25E DC Conditions

Over Recommended Operating Conditions

Table 3.13. LVDS25E DC Conditions

Parameter	Description	Тур.	Units
Z <sub>OUT</sub>	Output impedance	20	Ω
Rs	Driver series resistor	158	Ω
R <sub>P</sub>	Driver parallel resistor	140	Ω
R <sub>T</sub>	Receivertermination	100	Ω
V <sub>OH</sub>	Output high voltage	1.43	V
V <sub>OL</sub>	Output low voltage	1.07	V
V <sub>OD</sub>	Output differential voltage	0.35	V
V <sub>CM</sub>	Output common mode voltage	1.25	V
Z <sub>BACK</sub>	Back impedance	100	Ω
I <sub>DC</sub>	DC output current	6.03	mA

#### 3.13.4. BLVDS

The Mach-NX family supports the BLVDS standard through emulation. The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs. The input standard is supported by the LVDS differential input buffer. BLVDS is intended for use when multi-drop and bi-directional multi-point differential signaling is required. The scheme shown in Figure 3.2 is one possible solution for bi-directional multi-point differential signals.




Figure 3.2. BLVDS Multi-point-Output Example

#### 3.13.5. BLVDS DC Condition

**Over Recommend Operating Conditions** 

**Table 3.14. BLVDS DC Conditions** 

Symbol	Description	No	Haita	
	Description	Zo = 45	Zo = 90	Units
Zout	Output impedance	20	20	Ω

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Complete I	Beautotten	Non	Nominal		
Symbol	Description	Zo = 45	Zo = 90	Units	
Rs	Driver series resistance	80	80	Ω	
R <sub>TLEFT</sub>	Left end termination	45	90	Ω	
R <sub>TRIGHT</sub>	Right end termination	45	90	Ω	
Vон	Output high voltage	1.375	1.480	V	
Vol	Output low voltage	1.125	1.020	V	
V <sub>OD</sub>	Output differential voltage	0.25	0.46	V	
V <sub>CM</sub>	Output common mode voltage	1.250	1.250	V	
I <sub>DC</sub>	DC output current	11.24	10.20	mA	

Note: For input buffer, see Table 3.12.

#### 3.13.6. LVPECL

The Mach-NX family supports the differential LVPECL standard through emulation. This output standard is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all the devices. The LVPECL input standard is supported by the LVDS differential input buffer. The scheme shown in Differential LVPECL is one possible solution for point-to-point signals.




Figure 3.3. Differential LVPECL

#### 3.13.7. LVPECL DC Conditions

Over Recommended Operating Conditions

**Table 3.15. LVPECL DC Conditions** 

Symbol	Description	Nominal	Units
Zout	Output impedance	20	Ω
RS	Driver series resistor	93	Ω
RP	Driver parallel resistor	196	Ω
RT	Receivertermination	100	Ω
VOH	Output high voltage	2.05	V
VOL	Output low voltage	1.25	V
VOD	Output differential voltage	0.80	V
VCM	Output common mode voltage	1.65	V
ZBACK	Back impedance	100	Ω
IDC	DC output current	12.11	mA

Note: For input buffer, see Table 3.12.



For further information on LVPECL, BLVDS and other differential interfaces, see details of additional technical documentation at the end of the data sheet.

#### 3.13.8. MIPI D-PHY Emulation

Mach-NX devices can support MIPI D-PHY unidirectional High Speed (HS) and bidirectional Low Power (LP) inputs and outputs via emulation. In conjunction with external resistors, High Speed I/O use the LVDS25E buffer and Low Power I/O use the LVCMOS buffers. The scheme shown in Figure 3.4 is one possible solution for MIPI D-PHY Receiver implementation. The scheme shown in Figure 3.5 is one possible solution for MIPI D-PHY Transmitter implementation.




Figure 3.4. MIPI D-PHY Input Using External Resistors



Over recommended operating conditions.

Table 3.16. MIPI DC Conditions

Symbol	Description	Min.	Тур.	Max.	Units
Receiver					•
External Terminatio	n				
R⊤	1% external resistor with V <sub>CCIO</sub> =2.5 V	1	50	_	Ω
ΝŢ	1% external resistor with V <sub>CCIO</sub> =3.3 V	_	50	_	Ω
High Speed					
V <sub>ccio</sub>	V <sub>CCIO</sub> of the Bank with LVDS Emulated input buffer	-	2.5	_	V
V CCIO	V <sub>CCIO</sub> of the Bank with LVDS Emulated input buffer	1	3.3	-	V
V <sub>CMRX</sub>	Common-mode voltage HS receive mode	150	200	250	mV
$V_{IDTH}$	Differential input high threshold	_	_	100	mV
V <sub>IDTL</sub>	Differential input low threshold	-100	_	_	mV
V <sub>IHHS</sub>	Single-ended input high voltage	_	_	300	mV
V <sub>ILHS</sub>	Single-ended input low voltage	100	_	_	mV
Z <sub>ID</sub>	Differential input impedance	80	100	120	Ω
Low Power					
V <sub>CCIO</sub>	V <sub>CCIO</sub> of the Bank with LVCMOS12D 6 mA drive bidirectional I/O buffer	_	1.2	_	V
V <sub>IH</sub>	Logic 1 input voltage	_	_	0.88	V
V <sub>IL</sub>	Logic O input voltage, not in ULP State	0.55	_	_	V
V <sub>HYST</sub>	Input hysteresis	25	_	_	mV




Figure 3.5. MIPI D-PHY Output Using External Resistors



Over recommended operating conditions.

Table 3.17. MIPI D-PHY Output DC Conditions

Symbol	Description	Min.	Тур.	Max.	Units
Transmitter			<u>'</u>		
External Termin	ation				
RL	1% external resistor with V <sub>CCIO</sub> = 2.5 V	_	50	_	Ω
	1% external resistor with V <sub>CCIO</sub> = 3.3 V	_	50	_	
R <sub>H</sub>	1% external resistor with performance up to 800 Mbps or with performance up 900 Mbps when $V_{CCIO} = 2.5 \text{ V}$	_	330	_	Ω
	1% external resistor with performance between 800 Mbps to 900 Mbps when V <sub>CCIO</sub> = 3.3 V	_	464	_	Ω
High Speed					
V <sub>CCIO</sub>	V <sub>CCIO</sub> of the Bank with LVDS Emulated output buffer	_	2.5	_	V
	V <sub>CCIO</sub> of the Bank with LVDS Emulated output buffer	_	3.3	_	V
V <sub>CMTX</sub>	HS transmit static common mode voltage	150	200	250	mV
V <sub>OD</sub>	HS transmit differential voltage	140	200	270	mV
Vohhs	HS output high voltage	_	_	360	V
Zos	Single ended output impedance	_	50	_	Ω
$\Delta Z_{OS}$	Single ended output impedance mismatch	_	_	10	%
Low Power					
V <sub>CCIO</sub>	V <sub>CCIO</sub> of the Bank with LVCMOS12D 6 mA drive bidirectional I/O buffer	_	1.2	_	V
V <sub>OH</sub>	Output high level	1.1	1.2	1.3	V
V <sub>OL</sub>	Output low level	-50	0	50	mV
Z <sub>OLP</sub>	Output impedance of LP transmitter	110	_	_	Ω



## 3.14. Typical Building Block Function Performance

#### 3.14.1. Pin-to-Pin Performance (LVCMOS25 12 mA Drive)

Table 3.18. Pin-to-Pin Performance (LVCMOS25 12 mA Drive)

Function	–5 Timing	Units
Basic Functions		
16-bit decoder	_	ns
4:1 MUX	_	ns
16:1 MUX	_	ns

#### 3.14.2. Register-to-Register Performance

Table 3.19. Register-to-Register Performance

Function	–5 Timing	Units
Basic Functions		
16:1 MUX	_	MHz
16-bit adder	_	MHz
16-bit counter	_	MHz
64-bit counter	_	MHz
Embedded Memory Functions		
1024x9 True-Dual Port RAM (Write Through or Normal, EBR output registers)	-	MHz
Distributed Memory Functions		
16x4 Pseudo-Dual Port RAM (one PFU)	_	MHz

**Note**: The above timing numbers in Table 3.18 and Table 3.19 are generated using the Diamond design tool. Exact performance may vary with device and tool version. The tool uses internal parameters that are characterized over process, voltage, and temperature, but are not tested on every device. Commercial timing numbers are shown at 85 °C and 1.14 V. Other operating conditions, including industrial, can be extracted from the Diamond software.

### 3.15. Derating Logic Timing

Logic timing provided in the following sections of the data sheet and the Lattice design tools are worst case numbers in the operating range. Actual delays may be much faster. Lattice design tools can provide logic timing numbers at a particular temperature and voltage.



## 3.16. Maximum sysl/O Buffer Performance

## Table 3.20. Maximum sysI/O Buffer Performance

I/O Standard	Maximum Speed	Units
MIPI	450	MHz
LVDS25	400	MHz
LVDS25E	150	MHz
BLVDS25	150	MHz
BLVDS25E	150	MHz
MLVDS25	150	MHz
MLVDS25E	150	MHz
LVPECL33	150	MHz
LVPECL33E	150	MHz
LVTTL33	150	MHz
LVTTL33D	150	MHz
LVCMOS33	150	MHz
LVCMOS33D	150	MHz
LVCMOS25	150	MHz
LVCMOS25D	150	MHz
LVCMOS18	150	MHz
LVCMOS18D	150	MHz
LVCMOS15	150	MHz
LVCMOS15D	150	MHz
LVCMOS12	91	MHz
LVCMOS12D	91	MHz



## 3.17. Mach-NX External Switching Characteristics – HC Devices

Over Recommended Operating Conditions.

Table 3.21. Mach-NX External Switching Characteristics – HC Devices<sup>1, 2, 3, 4, 5, 6, 10</sup>

Darameter	Description	Dovice		<b>-</b> 5	
Parameter	Description	Device	Min.	Max.	Units
Clocks					
Primary Clocks					
fmax_pri <sup>7</sup>	Frequency for Primary Clock Tree	LFMNX-50	_	320	MHz
tw_pri	Clock Pulse Width for Primary Clock	LFMNX-50	0.6	<del>_</del>	ns
tskew pri	Primary Clock Skew Within a Device	LFMNX-50	<u> </u>	_	_
CSKEW_PRI	rimary clock skew within a Device	LFMNX-50		1432	ps
Edge Clock					
fmax_edge <sup>7</sup>	Frequency for Edge Clock	LFMNX-50	_	333	MHz
Pin-LUT-Pin Prop	agation Delay				
tpD	Best case propagation delay through one LUT-4	LFMNX-50	_	7.00	ns
General I/O Pin P	Parameters (Using Primary Clock without PLL)				
tco	Clock to Output – PIO Output Register	LFMNX-50		7.83	ns
tsu	Clock to Data Setup – PIO Input Register	LFMNX-50	-0.24	_	ns
t <sub>H</sub>	Clock to Data Hold – PIO Input Register	LFMNX-50	2.24	_	ns
tsu_del	Clock to Data Setup – PIO Input Register with Data Input Delay	LFMNX-50	1.80	_	ns
th_del	Clock to Data Hold – PIO Input Register with Input Data Delay	LFMNX-50	-0.24	_	ns
fmax_io	Clock Frequency of I/O and PFU Register	LFMNX-50	_	320	MHz
General I/O Pin P	Parameters (Using Edge Clock without PLL)				
T <sub>COE</sub>	Clock to Output – PIO Output Register	LFMNX-50	_	9.35	ns
t <sub>SUE</sub>	Clock to Data Setup – PIO Input Register	LFMNX-50	-0.20	_	ns
THE	Clock to Data Hold — PIO Input Register	LFMNX-50	2.25	_	ns
t <sub>su_dele</sub>	Clock to Data Setup – PIO Input Register with Data Input Delay	LFMNX-50	1.85	_	ns
t <sub>H_DELE</sub>	Clock to Data Hold – PIO Input Register with Input Data Delay	LFMNX-50	-0.30	_	ns
General I/O Pin P	Parameters (Using Primary Clock with PLL)				
tcopll	Clock to Output – PIO Output Register	LFMNX-50	_	6.13	ns
t <sub>SUPLL</sub>	Clock to Data Setup – PIO Input Register	LFMNX-50	0.33	_	ns
THPLL	Clock to Data Hold — PIO Input Register	LFMNX-50	0.55	_	ns
tsu_delpll	Clock to Data Setup – PIO Input Register with Data Input Delay	LFMNX-50	3.37		ns
th_delpll	Clock to Data Hold – PIO Input Register with Input Data Delay	LFMNX-50	-0.93	_	ns



_				<b>-</b> 5	11		
Parameter	Description	Device	Min.	Max.	Units		
Generic DDRX1 In	puts with Clock and Data Aligned at Pin Us	ing PCLK Pin for Clock Ir	put – GDDRX	1_RX.SCLK.Align	ed <sup>8,9,13</sup>		
t <sub>DVA</sub>	Input Data Valid After CLK		_	0.344	UI		
<b>t</b> DVE	Input Data Hold After CLK	7					
fdata	DDRX1 Input Data Speed	Devices, all sides	_	250	Mbps		
f <sub>DDRX1</sub>	DDRX1 SCLK Frequency		_	125	MHz		
Generic DDRX1 In	puts with Clock and Data Centered at Pin	Using PCLK Pin for Clock	k Input – GDI	DRX1_RX.SCLK.C	entered <sup>8,9,13</sup>		
tsu	Input Data Setup Before CLK		0.560	_	ns		
tно	Input Data Hold After CLK	All Mach-NX	0.879	_	ns		
f <sub>DATA</sub>	DDRX1 Input Data Speed	Devices, all sides	_	250	Mbps		
f <sub>DDRX1</sub>	DDRX1 SCLK Frequency			125	MHz		
Generic DDRX2 In	puts with Clock and Data Aligned at Pin Us	sing PCLK Pin for Clock I	nput – GDDR)	K2_RX.ECLK.Alig	ned <sup>8,9</sup>		
t <sub>DVA</sub>	Input Data Valid After CLK		1	0.342	UI		
<b>t</b> DVE	Input Data Hold After CLK		0.675	_	UI		
<b>f</b> DATA	DDRX2 Serial Input Data Speed	Mach-NX devices, bottom side only	1	554	Mbps		
f <sub>DDRX2</sub>	DDRX2 ECLK Frequency	Doctom side omy	_	277	MHz		
fsclk	SCLK Frequency		1	139	MHz		
Generic DDRX2 In	puts with Clock and Data Centered at Pin	Using PCLK Pin for Clock	Input – GDD	RX2_RX.ECLK.Ce	ntered <sup>8,9</sup>		
tsu	Input Data Setup Before CLK		0.233	_	ns		
t <sub>HO</sub>	Input Data Hold After CLK	NAC de NIV de des	0.287		ns		
f <sub>DATA</sub>	DDRX2 Serial Input Data Speed	Mach-NX devices, bottom side only		554	Mbps		
f <sub>DDRX2</sub>	DDRX2 ECLK Frequency			277	MHz		
fsclk	SCLK Frequency			139	MHz		
Generic DDR4 Inpo	uts with Clock and Data Aligned at Pin Usir	ng PCLK Pin for Clock Inp	ut – GDDRX4_I	RX.ECLK.Aligned	8		
t <sub>DVA</sub>	Input Data Valid After ECLK		_	0.320	UI		
<b>t</b> dve	Input Data Hold After ECLK		0.699		UI		
<b>f</b> DATA	DDRX4 Serial Input Data Speed	Mach-NX devices, bottom side only	_	630	Mbps		
$f_{DDRX4}$	DDRX4 ECLK Frequency	Doctom side omy		315	MHz		
fsclk	SCLK Frequency			79	MHz		
Generic DDR4 Inpu	uts with Clock and Data Centered at Pin Usi	ng PCLK Pin for Clock Inp	ut-GDDRX4_	RX.ECLK.Centere	d <sup>8</sup>		
t <sub>SU</sub>	Input Data Setup Before ECLK		0.233	_	ns		
t <sub>HO</sub>	Input Data Hold After ECLK	Nacala NIV davidas	0.287	_	ns		
f <sub>DATA</sub>	DDRX4 Serial Input Data Speed	Mach-NX devices, bottom side only	_	630	Mbps		
f <sub>DDRX4</sub>	DDRX4 ECLK Frequency		_	315	MHz		
fsclk	SCLK Frequency		_	79	MHz		
7:1 LVDS Inputs (G	DDR71_RX.ECLK.7:1)9						
t <sub>DVA</sub>	Input Data Valid After ECLK (See Figure 3.6)			0.320	UI		
tove	Input Data Hold After ECLK (See Figure 3.6)	Mach-NX devices,	0.699		UI		
f <sub>DATA</sub>	DDR71 Serial Input Data Speed	bottom side only	_	630	Mbps		
f <sub>DDR71</sub>	DDR71 ECLK Frequency		_	315	MHz		
fclkin	7:1 Input Clock Frequency (SCLK) (minimum limited by PLL)		_	90	MHz		



_				<b>-</b> 5	
Parameter	Description	Device	Min.	Max.	Units
MIPI D-PHY Input	s with Clock and Data Centered at Pin Using	PCLK Pin for Clock Inp	ut - GDDRX4	_RX.ECLK.Center	ed <sup>10,11,12</sup>
t <sub>SU</sub> 16	Input Data Setup Before ECLK		0.200	_	UI
t <sub>HO</sub> <sup>16</sup>	Input Data Hold After ECLK	All Mach-NX	0.200	_	UI
f <sub>DATA</sub> 15	MIPI D-PHY Input Data Speed	devices,	_	900	Mbps
f <sub>DDRX4</sub> 15	MIPI D-PHY ECLK Frequency	bottom side only	_	450	MHz
fsclk <sup>15</sup>	SCLK Frequency		_	112.5	MHz
Generic DDR Outp	outs with Clock and Data Aligned at Pin Usi	ng PCLK Pin for Clock In	put – GDDRX	1_TX.SCLK.Aligne	d <sup>8,13</sup>
$t_{DIA}$	Output Data Invalid After CLK Output		_	0.55	ns
tois	Output Data Invalid Before CLK Output	All Mach-NX devices,	_	0.55	ns
f <sub>DATA</sub>	DDRX1 Output Data Speed	all sides	_	250	Mbps
f <sub>DDRX1</sub>	DDRX1 SCLK frequency		_	125	MHz
Generic DDR Outp	outs with Clock and Data Centered at Pin Usi	ng PCLK Pin for Clock Inp	ut – GDDRX1	_TX.SCLK.Center	ed <sup>8,13</sup>
t <sub>DVB</sub>	Output Data Valid Before CLK Output		1.510	_	ns
<b>t</b> DVA	Output Data Valid After CLK Output	All Mach-NX	1.510	_	ns
f <sub>DATA</sub>	DDRX1 Output Data Speed	devices, all sides	_	250	Mbps
fDDRX1	DDRX1 SCLK Frequency (minimum limited by PLL)	unsides	_	125	MHz
Generic DDRX2 O	utputs with Clock and Data Aligned at Pin Us	ing PCLK Pin for Clock In	put – GDDRX2	2_TX.ECLK.Aligne	d8
t <sub>DIA</sub>	Output Data Invalid After CLK Output		_	0.215	ns
tов	Output Data Invalid Before CLK Output	Mach-NX devices,	_	0.215	ns
f <sub>DATA</sub>	DDRX2 Serial Output Data Speed	top side only	_	554	Mbps
f <sub>DDRX2</sub>	DDRX2 ECLK frequency		_	277	MHz
fsclk	SCLK Frequency		_	139	MHz
Generic DDRX2 O	utputs with Clock and Data Centered at Pin	Using PCLK Pin for Clo	ck Input – GI	DDRX2_TX.ECLK.C	Centered <sup>8,9</sup>
$t_{DVB}$	Output Data Valid Before CLK Output		0.670	_	ns
<b>t</b> dva	Output Data Valid After CLK Output	Mach-NX devices,	0.670	_	ns
f <sub>DATA</sub>	DDRX2 Serial Output Data Speed	top side only		554	Mbps
f <sub>DDRX2</sub>	DDRX2 ECLK Frequency (minimum limited by PLL)	,	_	277	MHz
fsclk	SCLK Frequency			139	MHz
Generic DDRX4 O	utputs with Clock and Data Centered at Pin	Using PCLK Pin for Clo	ck Input – GD	DRX4_TX.ECLK.Co	entered <sup>8,9</sup>
<b>t</b> dia	Output Data Invalid After CLK Output		_	0.215	ns
t <sub>DIB</sub>	Output Data Invalid Before CLK Output	Mach-NX devices,		0.215	ns
f <sub>DATA</sub>	DDRX4 Serial Output Data Speed	top side only		630	Mbps
f <sub>DDRX4</sub>	DDRX4 ECLK Frequency			315	MHz
fsclk	SCLK Frequency		_	79	MHz



Dawanatan	Description	Davidas		<b>-</b> 5			
Parameter	Description	Device	Min.	Max.	Units		
Generic DDRX4 O	utputs with Clock and Data Centered at Pin	Using PCLK Pin for Clo	ck Input – GDI	DRX4_TX.ECLK.Ce	entered <sup>8,9</sup>		
t <sub>DVB</sub>	Output Data Valid Before CLK Output		0.570	_	ns		
tova	Output Data Valid After CLK Output		0.570	_	ns		
f <sub>DATA</sub>	DDRX4 Serial Output Data Speed	Mach-NX devices, top side only	_	630	Mbps		
f <sub>DDRX4</sub>	DDRX4 ECLK Frequency (minimum limited by PLL)	top side omy	_	315	MHz		
fsclk	SCLK Frequency		_	79	MHz		
7:1 LVDS Outputs	- GDDR71_TX.ECLK.7:1 <sup>8,9</sup>						
t <sub>DIB</sub>	Output Data Invalid Before CLK Output (See Figure 3.7)		_	0.180	ns		
tdia	Output Data Invalid After CLK Output (See Figure 3.7)	Mach-NX devices,	_	0.180	ns		
fdata	DDR71 Serial Output Data Speed	top side only	_	630	Mbps		
f <sub>DDR71</sub>	DDR71 ECLK Frequency		_	315	MHz		
fськоит	7:1 Output Clock Frequency (SCLK) (minimum limited by PLL)		_	90	MHz		
MIPI D-PHY Outp	uts with Clock and Data Centered at Pin Usin	ng PCLK Pin for Clock In	put – GDDRX	1_TX.ECLK.Cente	red <sup>10,11,12</sup>		
tоvв	Output Data Valid Before CLK Output		0.200	_	UI		
tova	Output Data Valid After CLK Output	All Mach-NX	0.200	_	UI		
f <sub>DATA</sub>	MIPI D-PHY Output Data Speed	devices, top side	_	900	Mbps		
FDDRX4	MIPI D-PHY ECLK Frequency (minimum limited by PLL)	only	_	450	MHz		
fsclк	SCLK Frequency		_	112.5	MHz		

#### Notes:

- 1. Exact performance may vary with device and design implementation. Commercial timing numbers are shown at 85°C and 1.14 V. Other operating conditions, including industrial, can be extracted from the Lattice Diamond software.
- 2. General I/O timing numbers based on LVCMOS 2.5, 8 mA, 0pf load, fast slew rate.
- 3. Generic DDR timing numbers based on LVDS I/O (for input, output, and clock ports).
- 4. 7:1 LVDS (GDDR71) uses the LVDS I/O standard (for input, output, and clock ports).
- 5. For Generic DDRX1 mode tSU = tHO = (tDVE tDVA 0.03 ns)/2.
- 6. The tSU\_DEL and tH\_DEL values use the SCLK\_ZERHOLD default step size. Each step is 105 ps (-6), 113 ps (-5).
- 7. This number for general purpose usage. Duty cycle tolerance is  $\pm -10\%$ .
- 8. Duty cycle is +/- 5% for system usage.
- 9. Performance is calculated with 0.225 UI.
- 10. Performance is calculated with 0.20 UI.
- 11. Performance for Industrial devices are only supported with VCC between 1.16 V to 1.24 V.
- 12. Performance for Industrial devices and -5 devices are not modeled in the Diamond design tool.
- 13. GDDRX1 is not recommended to mix top banks with other banks in applications. Or, the related clock skew is increased significantly.
- 14. The above timing numbers are generated using the Diamond design tool. Exact performance may vary with the device selected.
- 15. Above 800 Mbps is only supported with fcCSP and fcBGA packages.
- 16. Between 800 Mbps to 900 Mbps:
  - V<sub>IDTH</sub> exceeds the MIPI D-PHY Input DC Conditions (Table 3.16) and can be calculated with the equation tSU or tH =
     -0.0005\*V<sub>IDTH</sub> + 0.3284
  - Example calculations
    - t<sub>SU</sub> and t<sub>HO</sub> = 0.28 with V<sub>IDTH</sub> = 100 mV
    - $t_{SU}$  and  $t_{HO} = 0.24$  with  $V_{IDTH} = 170$  mV
    - t<sub>SU</sub> and t<sub>HO</sub> = 0.19 with V<sub>IDTH</sub> = 270 mV






Figure 3.6. Receiver GDDR71\_RX. Waveforms




Figure 3.7. Transmitter GDDR71\_TX. Waveforms



## 3.18. sysCLOCK PLL Timing

Over Recommended Operating Conditions.

Table 3.22. sysCLOCK PLL Timing

Parameter	Descriptions	Conditions	Min.	Max.	Units	
f <sub>IN</sub>	Input Clock Frequency (CLKI, CLKFB)	_	7	400	MHz	
fouт	Output Clock Frequency (CLKOP, CLKOS, CLKOS2)	_	1.5625	400	MHz	
fouт2	Output Frequency (CLKOS3 cascaded from CLKOS2)	_	0.0122	400	MHz	
f <sub>vco</sub>	PLL VCO Frequency	_	200	800	MHz	
f <sub>PFD</sub>	Phase Detector Input Frequency	_	7	400	MHz	
AC Characterist	ics		•	•	l e	
t <sub>DT</sub>	Output Clock Duty Cycle	Without duty trim selected <sup>3</sup>	40	60	%	
t <sub>DT_TRIM</sub> 7	Edge Duty Trim Accuracy	_	-75	75	%	
t <sub>PH</sub> <sup>4</sup>	Output Phase Accuracy	_	-6	6	%	
		f <sub>OUT</sub> > 100 MHz	_	210	ps p-p	
	Output Clock Period Jitter	f <sub>OUT</sub> < 100 MHz	_	0.008	UIPP	
	Output Clark Cycle to gyala littar	f <sub>OUT</sub> > 100 MHz	_	390	ps p-p	
	Output Clock Cycle-to-cycle Jitter	f <sub>OUT</sub> < 100 MHz	_	0.01	UIPP	
t <sub>ОРЛТ</sub> 1,8	Output Clock Phase Jitter	f <sub>PFD</sub> > 100 MHz	_	160	ps p-p	
COPJIT	Output Clock Phase sitter	f <sub>PFD</sub> < 100 MHz	_	0.011	UIPP	
	Output Clock Period Jitter (Fractional-N)	f <sub>OUT</sub> > 100 MHz	_	320	ps p-p	
	output clock terrousition (Fractional Hy	f <sub>OUT</sub> < 100 MHz	_	0.38	UIPP	
	Output Clock Cycle-to-cycle Jitter (Fractional-N)	f <sub>OUT</sub> > 100 MHz	_	270	ps p-p	
		f <sub>OUT</sub> < 100 MHz	_	0.44	UIPP	
tw	Output Clock Pulse Width	At 90% or 10% <sup>3</sup>	0.9	_	ns	
t <sub>LOCK</sub> <sup>2,5</sup>	PLL Lock-in Time	_	_	15	ms	
t <sub>UNLOCK</sub>	PLL Unlock Time	_	_	50	ns	
t <sub>IPJIT</sub> 6	Input Clock Period Jitter	$f_{PFD} \geq 20 \; MHz$	_	1,000	ps p-p	
СГРЈП -	input clock remodificer	f <sub>PFD</sub> < 20 MHz	_	0.02	UIPP	
t <sub>HI</sub>	Input Clock High Time	90% to 90%	0.75	_	ns	
t <sub>LO</sub>	Input Clock Low Time	10% to 10%	0.75	_	ns	
t <sub>STABLE</sub> 5	STANDBY High to PLL Stable	_	_	15	ms	
t <sub>RST</sub>	RST/RESETM Pulse Width		1		ns	
t <sub>RSTREC</sub>	RST Recovery Time	_	3.1	_	ns	
t <sub>RST_DIV</sub>	RESETC/D Pulse Width	_	10	_	ns	
t <sub>RSTREC_DIV</sub>	RESETC/D Recovery Time	_	3	_	ns	
trotate-setup	PHASESTEP Setup Time	_	4	_	ns	
t <sub>ROTATE_WD</sub>	PHASESTEP Pulse Width	_	10	_	VCO Cycles	

#### Notes:

- 1. Period jitter sample is taken over 10,000 samples of the primary PLL output with a clean reference clock. Cycle-to-cycle jitter is taken over 1000 cycles. Phase jitter is taken over 2000 cycles. All values per JESD65B.
- 2. Output clock is valid after tLOCK for PLL reset and dynamic delay adjustment.
- 3. Using LVDS output buffers.
- 4. CLKOS as compared to CLKOP output for one phase step at the maximum VCO frequency. See Mach-NX sysCLOCK PLL Design and Usage Guide (FPGA-TN-02215) for more details.
- 5. At minimum fPFD. As the fPFD increases, the time decreases to approximately 60% the value listed.



- Maximum allowed jitter on an input clock. PLL unlock may occur if the input jitter exceeds this specification. Jitter on the input clock may be transferred to the output clocks, resulting in jitter measurements outside the output specifications listed in this table.
- 7. Edge Duty Trim Accuracy is a percentage of the setting value. Settings available are 70 ps, 140 ps, and 280 ps in addition to the default value of none.
- 8. Jitter values measured with the internal oscillator operating. The jitter values increase with loading of the FPGA fabric and in the presence of SSO noise.

#### 3.19. Flash Download Time

#### Table 3.23. Flash Download Time

Syml	bol	Parameter	Device	Тур.	Units
t <sub>REFRE</sub>	ESH	POR to Device I/O Active	LFMNX-50	5.2	ms

#### Notes:

- Assumes sysMEM EBR initialized to an all zero pattern if they are used.
- The NVCM/Flash download time is measured starting from the maximum voltage of POR trip point.
- The worst case can be up to 1.75 times the Typ value.

## 3.20. JTAG Port Timing Specifications

#### **Table 3.24. JTAG Port Timing Specifications**

Symbol	Parameter	Min.	Max.	Units
f <sub>MAX</sub>	TCK clock frequency		25	MHz
tвтсрн	TCK [BSCAN] clock pulse width high	20	_	ns
t <sub>BTCPL</sub>	TCK [BSCAN] clock pulse width low	20	_	ns
t <sub>BTS</sub>	TCK [BSCAN] setup time	10	_	ns
t <sub>BTH</sub>	TCK [BSCAN] hold time	10	_	ns
tвтсо	TAP controller falling edge of clock to valid output	_	10	ns
t <sub>BTCODIS</sub>	TAP controller falling edge of clock to valid disable	_	12	ns
t <sub>BTCOEN</sub>	TAP controller falling edge of clock to valid enable	_	12	ns
t <sub>BTCRS</sub>	BSCAN test capture register setup time	8	_	ns
t <sub>BTCRH</sub>	BSCAN test capture register hold time	20	_	ns
t <sub>BUTCO</sub>	BSCAN test update register, falling edge of clock to valid output	_	25	ns
t <sub>BTUODIS</sub>	BSCAN test update register, falling edge of clock to valid disable	_	27	ns
t <sub>BTUPOEN</sub>	BSCAN test update register, falling edge of clock to valid enable	_	25	ns






Figure 3.8. JTAG Port Timing Waveforms



## 3.21. sysCONFIG Port Timing Specifications

### **Table 3.25. sysCONFIG Port Timing Specifications**

Symbol	Parameter	Min.	Max.	Units
All Configuration Mo	odes	·		
t <sub>PRGM</sub>	PROGRAMN low pulse accept	109	_	ns
t <sub>PRGMJ</sub>	PROGRAMN low pulse rejection	_	60	ns
tinitl	INITN low time	_	130	us
t <sub>DPPINIT</sub>	PROGRAMN low to INITN low	_	150	ns
<b>t</b> DPPDONE	PROGRAMN low to DONE low	_	165	ns
t <sub>IODISS</sub>	PROGRAMN low to I/O disable	_	196	ns
Slave SPI				
f <sub>MAX</sub>	CCLK clock frequency	_	66	MHz
<b>t</b> cclkh	CCLK clock pulse width high	7.5	_	ns
tcclkl	CCLK clock pulse width low	7.5	_	ns
<b>t</b> stsu	CCLK setup time	2	_	ns
tsтн	CCLK hold time	0	_	ns
tsтco	CCLK falling edge to valid output	_	14	ns
t <sub>STOZ</sub>	CCLK falling edge to valid disable	_	12	ns
tsтоv	CCLK falling edge to valid enable	_	14	ns
t <sub>SCS</sub>	Chip select high time	25 — ns		ns
t <sub>scss</sub>	Chip select setup time	3	3 — ns	
t <sub>SCSH</sub>	Chip select hold time	3	3 — ns	

## 3.22. I<sup>2</sup>C Port Timing Specifications

#### Table 3.26. I<sup>2</sup>C Port Timing Specification

	Symbol	Parameter		Max.	Units
ĺ	f <sub>MAX</sub>	Maximum SCL clock frequency	_	400	kHz

### Notes:

- Mach-NX device supports the following modes:
- Standard-mode (Sm), with a bit rate up to 100 kb/s (user and configuration mode)
- Fast-mode (Fm), with a bit rate up to 400 kb/s (user and configuration mode)
- Refer to the I<sup>2</sup>C specification for timing requirements.



## 3.23. SPI Port Timing Specifications

**Table 3.27. SPI Port Timing Specifications** 

Symbol	Parameter	Min.	Max.	Units
f <sub>MAX</sub>	Maximum SCK clock frequency	_	45	MHz

**Note**: Applies to user mode only. For configuration mode timing specifications, refer to sysCONFIG Port Timing Specifications table in this data sheet.

## 3.24. Switching Test Conditions

Figure 3.9 shows the output test load used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3.28.




Figure 3.9. Output Test Load, LVTTL and LVCMOS Standards

Table 3.28. Test Fixture Required Components, Non-Terminated Interfaces

Test Condition	R1	CL	Timing Ref.	VT
			LVTTL, LVCMOS 3.3 = 1.5 V	_
			LVCMOS 2.5 = V <sub>CCIO</sub> /2	_
LVTTL and LVCMOS settings (L -> H, H -> L)	$\infty$	0 pF	LVCMOS 1.8 = V <sub>CCIO</sub> /2	_
			LVCMOS 1.5 = V <sub>CCIO</sub> /2	_
			LVCMOS 1.2 = V <sub>CCIO</sub> /2	_
LVTTL and LVCMOS 3.3 (Z -> H)			1.5	V <sub>OL</sub>
LVTTL and LVCMOS 3.3 (Z -> L)			1.5	V <sub>OH</sub>
Other LVCMOS (Z -> H)	188	0 pF	V <sub>CCIO</sub> /2	V <sub>OL</sub>
Other LVCMOS (Z -> L)	100	U pr	V <sub>CCIO</sub> /2	V <sub>OH</sub>
LVTTL + LVCMOS (H -> Z)			V <sub>OH</sub> -0.15	V <sub>OL</sub>
LVTTL+ LVCMOS (L -> Z)			V <sub>OL</sub> – 0.15	V <sub>OH</sub>

Note: Output test conditions for all other interfaces are determined by the respective standards.

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



## 4. Signal Descriptions

**Table 4.1. Signal Descriptions** 

	Signal Name	Bank	Туре	Descriptions		
designations are L(Left), 8 (Bottom), R (Right), T (Top). [Row/Column Number] indicates the PU row or the column of the device on which the PIO Group exists. When Edge is T (Top) or (Bottom), only need to specify Row Number. When Edge is L (Left) or R (Right), only need to specify Column Number. [A/B/C/D] Indicates the PIO within the group to which the pad is connected. Some of these user-programmable pins are shared with special function pins. When not user programmable in a pins and because the pins and programmed as I/O for user logic. During configuration of the user-programmable I/O, you have an option to tri-state the I/O and enable an internal pull—up. Upull-down or buskeper resistor. It is optionally on a pilling to the service of the pilling or this programma and I/O for user logic. During configuration of the user-programmable I/O to be tri-stated with an internal pull—down resistor enabled. When the device is praced, I/O is tri-stated with an internal pull—down resistor enabled. Some pins, such as PROGRAMN and I/TAG pins, default to tri-stated I/O with pull-up resistors enabled when the device is erased.  NC — No internal connection.  RSRV — Reserved. Do not connect.  Power and Ground  VCC — Power  Power Deversupply pins for core logic. VCC is connected to 1.0 V (nom.) supply voltage. Power-on Reset (PoR) monitors this supply voltage.  VCCAUX — Power  VCCAUX — Power  Power supply pins for core logic. VCC is connected to 1.8 V (nom.) supply voltage.  VCCB — Power  VCCAUX — Power  Power supply pins for core logic. VCC is connected to 1.8 V (nom.) supply voltage.  VCCIOx — Power  Power supply pins for core logic. VCC is connected to 1.8 V (nom.) supply voltage.  VCCIOx — Power  Power supply pins for I/O bank x.  For x = 0, VCCIO can be connected to (nom.) 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V.  For x = 1, 2, 5 and 6 VCCIO can be connected to (nom.) 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V.  For x = 0, VCCIO can be connected to (nom.) 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V.  For x = 0, VCCIO can be connected to	General Purpose					
RSRV — — Reserved. Do not connect.  Power and Ground  VSS — GND Ground for internal FPGA logic and I/O.  VCC — Power On Reset (POR) monitors this supply voltage.  VCCAUX — Power Auxiliary power supply pins for core logic. VCC is connected to 1.0 V (nom.) supply voltage. Power-On Reset (POR) monitors this supply voltage.  VCCAUX — Power Auxiliary power supply pin for internal analog circuitry. This supply is connected to 1.8 V (nom.) supply voltage. POR monitors this supply voltage.  VCCB — Power Power supply for auxiliary core functions. VCCB is connected to 1.8 V (nom.) supply voltage.  VCCIOx Description of Power Power supply pins for I/O bank x. For x = 0, VCCIO can be connected to (nom.) 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V. For x = 1, 2, 5 and 6 VCCIO can be connected to (nom.) 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 1.8 V. There are dedicated and shared configuration pins in banks 0 and 1. POR monitors these banks' supply voltages.  Test and Programming (Dual function pins used for test access port and during sysCONFIG**)  TMS 0 Input Test Mode Select input pin, used to control the 1149.1 state machine.  TCK 0 Input Test Clock input pin, used to control the 1149.1 state machine.  TDI 1 Tot 0 0 Output Test Data input pin, used to load data into the device using an 1149.1 state machine.  TDI 1 Input Intitates Configuration pins used to shift data out of the device using an 1149.1 optionally controls behavior of TDI, TDO, TMS, TCK. If the device is configured to use the JTAG pins (TDI, TDO, TMS, TCK) as general purpose I/O, then:  If JTAGEN Bis low: TDI, TDO, TMS, TCK as general purpose I/O, then:  If JTAGEN Bis low: TDI, TDO, TMS and TCK can function a general purpose I/O. If JTAGENB is high: TDI, TDO, TMS and TCK can function a general purpose I/O. If JTAGENB is high: TDI, TDO, TMS and TCK and function a general purpose I/O. If JTAGENB is high: TDI, TDO, TMS and TCK and function a general purpose I/O. If JTAGENB is high: TDI, TDO, TMS and TCK and function a general purpose I/O. If JTAGENB is high: TDI, TDO, TMS and	P[Edge] [Row/Column Number] [A/B/C/D]	0, 1, 2	1/0	designations are L (Left), B (Bottom), R (Right), T (Top).  [Row/Column Number] indicates the PFU row or the column of the device on which the PIO Group exists. When Edge is T (Top) or (Bottom), only need to specify Row Number. When Edge is L (Left) or R (Right), only need to specify Column Number.  [A/B/C/D] indicates the PIO within the group to which the pad is connected.  Some of these user-programmable pins are shared with special function pins. When not used as special function pins, these pins can be programmed as I/O for user logic.  During configuration of the user-programmable I/O, you have an option to tri-state the I/O and enable an internal pull-up, pull-down or buskeeper resistor. This option also applies to unused pins (or those not bonded to a package pin). The default during configuration is for user-programmable I/O to be tri-stated with an internal pull-down resistor enabled. When the device is erased, I/O is tri-stated with an internal pull-down resistor enabled. Some pins, such as PROGRAMN and JTAG pins, default to tri-stated I/O		
Power and Ground  VSS	NC	_	_	No internal connection.		
VCC	RSRV	_	_	Reserved. Do not connect.		
VCC         Power         Power Power supply pins for core logic. VCC is connected to 1.0 V (nom.) supply voltage. Power-On Reset (POR) monitors this supply voltage.           VCCAUX         — Power         Auxiliary power supply pin for internal analog circuitry. This supply is connected to 1.8 V (nom.) supply voltage. POR monitors this supply voltage.           VCCB         — Power         Power supply for auxiliary core functions. VCCB is connected to 1.8 V (nom.) supply voltage.           VCCIOX         Power supply pins for I/O bank x. For x = 0, VCCIO can be connected to (nom.) 2.5 V, or 3.3 V. For x = 1, 2, 5 and 6 VCCIO can be connected to (nom.) 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V. For x = 3 and 4, VCCIO can be connected to (nom.) 1.0 V, 1.2 V, 1.35 V, 1.5 V, or 1.8 V. There are dedicated and shared configuration pins in banks 0 and 1. POR monitors these banks' supply voltages.           Test and Programming (Dual function pins used for test access port and during sysCONFIG™)         Test Mode Select input pin, used to control the 1149.1 state machine.           TCK         0 Input         Test Mode Select input pin, used to clock the 1149.1 state machine.           TDI         0 Input         Test Data input pin, used to load data into the device using an 1149.1 state machine.           TDD         0 Output         Test Data output pin used to shift data out of the device using 1149.1.           JTAGEN         0 Input         Test Data output pin used to shift data out of the device using 1149.1.           JTAGENB is low: TDI, TDO, TMS, TCK, 18 general purpose I/O, then:	Power and Ground					
VCCAUX         — Power (nom.) supply voltage.         Auxiliary power supply pin for internal analog circuitry. This supply is connected to 1.8 V (nom.) supply voltage. POR monitors this supply voltage.           VCCB         — Power (nom.) supply voltage. POR monitors this supply voltage.           VCCB         — Power Power voltage.           VCCIOX         Power supply for auxiliary core functions. VCCB is connected to 1.8 V (nom.) supply voltage.           VCCIOX         Power supply pins for I/O bank x. For x = 1, 2, 5 and 6 VCCIO can be connected to (nom.) 2.5 V, or 3.3 V. For x = 1, 2, 5 and 6 VCCIO can be connected to (nom.) 1.0 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V. For x = 3 and 4, VCCIO can be connected to (nom.) 1.0 V, 1.2 V, 1.35 V, 1.5 V, or 1.8 V. There are dedicated and shared configuration pins in banks 0 and 1. POR monitors these banks 'supply voltages.           Test and Programming (Dual function pins used for test access port and during sysCONFIG™)           TMS         0 Input         Test Mode Select input pin, used to control the 1149.1 state machine.           TCK         0 Input         Test Clock input pin, used to clock the 1149.1 state machine.           TDI         0 Input         Test Data input pin, used to load data into the device using an 1149.1 state machine.           TDO         0 Output         Test Data output pin used to shift data out of the device using 1149.1.           JTAGEN         0 Input         Test Data output pin, used to load data into the device using 1149.1.           JTAGEN Bis low: TDI, TDO, TMS, TCK, Ba gen	VSS	_	GND	Ground for internal FPGA logicand I/O.		
VCCADA         —         Power Voltage.         POR Moment of Power Voltage.         Power Voltage.         Power Voltage.         Power voltage.         Power voltage.         Power voltage.         Power supply for auxiliary core functions. VCCB is connected to 1.8 V (nom.) supply voltages.           VCCIOx         0-6         Power supply pins for I/O bank x. For x = 0, VCCIO can be connected to (nom.) 2.5 V, or 3.3 V. For x = 1, 2, 5 and 6 VCCIO can be connected to (nom.) 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V. For x = 3 and 4, VCCIO can be connected to (nom.) 1.0 V, 1.2 V, 1.35 V, 1.5 V, or 1.8 V. There are dedicated and shared configuration pins in banks 0 and 1. POR monitors these banks' supply voltages.           Test and Programming (Dual function pins used for test access port and during sysCONFIG™)         Test St Mode Select input pin, used to control the 1149.1 state machine.           TCK         0         Input         Test St Mode Select input pin, used to cock the 1149.1 state machine.           TDD         0         Input         Test Data input pin, used to clock the 1149.1 state machine.           TDD         0         Output         Test Data output pin used to shift data out of the device using 1149.1.           JTAGEN         0         Input         Test Data output pin used to shift data out of the device is configured to use the JTAG pins (TDI, TDO, TMS, TCK) as general purpose I/O, then: If JTAGENB is low: TDI, TDO, TMS, TCK as general purpose I/O, then: If JTAGENB is high: TDI, TDO, TMS and TCK function as JTAG pins.           Configuration (Dual function pins used during	VCC	_	Power			
VCCIOX  O-6  Power  Power  Voltage.  Power supply pins for I/O bank x. For x = 0, VCCIO can be connected to (nom.) 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V. For x = 1, 2, 5 and 6 VCCIO can be connected to (nom.) 1.0 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V. For x = 3 and 4, VCCIO can be connected to (nom.) 1.0 V, 1.2 V, 1.35 V, 1.5 V, or 1.8 V. There are dedicated and shared configuration pins in banks 0 and 1. POR monitors these banks' supply voltages.  Test and Programming (Dual function pins used for test access port and during sysCONFIG™)  TMS  0	VCCAUX	_	Power			
Power Power For x = 0, VCCIO can be connected to (nom.) 2.5 V, or 3.3 V. For x = 1, 2, 5 and 6 VCCIO can be connected to (nom.) 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V. For x = 3 and 4, VCCIO can be connected to (nom.) 1.0 V, 1.2 V, 1.35 V, 1.5 V, or 1.8 V. There are dedicated and shared configuration pins in banks 0 and 1. POR monitors these banks' supply voltages.  Test and Programming (Dual function pins used for test access port and during sysCONFIG™)  TMS 0 Input Test Mode Select input pin, used to control the 1149.1 state machine.  TCK 0 Input Test Clock input pin, used to clock the 1149.1 state machine.  TDI 0 Input Test Data input pin, used to load data into the device using an 1149.1 state machine.  TDO 0 Output Test Data output pin used to shift data out of the device using 1149.1.  Optionally controls behavior of TDI, TDO, TMS, TCK. If the device is configured to use the JTAG pins (TDI, TDO, TMS, TCK) as general purpose I/O, then: If JTAGENB is low: TDI, TDO, TMS and TCK can function a general purpose I/O. If JTAGENB is high: TDI, TDO, TMS and TCK function as JTAG pins.  Configuration (Dual function pins used during sysCONFIG)  PROGRAMN 0 Input Initiates configuration sequence when asserted low. This pin always has an active pull-up.  Open Drain pin. Indicates the FPGA is ready to be configured. During configuration, a pull-up is enabled.  Note: Available in 484 package only.  Open Drain pin. Indicates that the configuration sequence is complete, and the start-up sequence is in progress.  Note: Available in 484 package only.	VCCB	_	Power			
TMS 0 Input Test Mode Select input pin, used to control the 1149.1 state machine.  TCK 0 Input Test Clock input pin, used to clock the 1149.1 state machine.  TDI 0 Input Test Data input pin, used to load data into the device using an 1149.1 state machine.  TDO 0 Output Test Data output pin used to shift data out of the device using 1149.1.  Optionally controls behavior of TDI, TDO, TMS, TCK. If the device is configured to use the JTAG pins (TDI, TDO, TMS, TCK) as general purpose I/O, then:  If JTAGENB is low: TDI, TDO, TMS and TCK can function a general purpose I/O. If JTAGENB is high: TDI, TDO, TMS and TCK function as JTAG pins.  Configuration (Dual function pins used during sysCONFIG)  PROGRAMN 0 Input Initiates configuration sequence when asserted low. This pin always has an active pull-up.  Open Drain pin. Indicates the FPGA is ready to be configured. During configuration, a pull-up is enabled.  Note: Available in 484 package only.  Open Drain pin. Indicates that the configuration sequence is complete, and the start-up sequence is in progress.  Note: Available in 484 package only.	VCCIOx	0-6	Power	For $x = 0$ , VCCIO can be connected to (nom.) 2.5 V, or 3.3 V. For $x = 1$ , 2, 5 and 6 VCCIO can be connected to (nom.) 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V. For $x = 3$ and 4, VCCIO can be connected to (nom.) 1.0 V, 1.2 V, 1.35 V, 1.5 V, or 1.8 V. There are dedicated and shared configuration pins in banks 0 and 1. POR monitors these		
TCK 0 Input Test Clock input pin, used to clock the 1149.1 state machine.  TDI 0 Input Test Data input pin, used to load data into the device using an 1149.1 state machine.  TDO 0 Output Test Data output pin used to shift data out of the device using 1149.1.  Optionally controls behavior of TDI, TDO, TMS, TCK. If the device is configured to use the JTAG pins (TDI, TDO, TMS, TCK) as general purpose I/O, then: If JTAGENB is low: TDI, TDO, TMS and TCK can function a general purpose I/O. If JTAGENB is high: TDI, TDO, TMS and TCK function as JTAG pins.  Configuration (Dual function pins used during sysCONFIG)  PROGRAMN 0 Input Initiates configuration sequence when asserted low. This pin always has an active pull-up.  Open Drain pin. Indicates the FPGA is ready to be configured. During configuration, a pull-up is enabled.  Note: Available in 484 package only.  Open Drain pin. Indicates that the configuration sequence is complete, and the start-up sequence is in progress.  Note: Available in 484 package only.	Test and Programming	(Dual fun	ction pins	used for test access port and during sysCONFIG™)		
TDI 0 Input Test Data input pin, used to load data into the device using an 1149.1 state machine.  TDO 0 Output Test Data output pin used to shift data out of the device using 1149.1.  Optionally controls behavior of TDI, TDO, TMS, TCK. If the device is configured to use the JTAG pins (TDI, TDO, TMS, TCK) as general purpose I/O, then:  If JTAGENB is low: TDI, TDO, TMS and TCK can function a general purpose I/O. If JTAGENB is high: TDI, TDO, TMS and TCK function as JTAG pins.  Configuration (Dual function pins used during sysCONFIG)  PROGRAMN 0 Input Initiates configuration sequence when asserted low. This pin always has an active pull-up.  Open Drain pin. Indicates the FPGA is ready to be configured. During configuration, a pull-up is enabled.  Note: Available in 484 package only.  Open Drain pin. Indicates that the configuration sequence is complete, and the start-up sequence is in progress.  Note: Available in 484 package only.	TMS	0	Input	Test Mode Select input pin, used to control the 1149.1 state machine.		
TDO Output Test Data output pin used to shift data out of the device using 1149.1.  Optionally controls behavior of TDI, TDO, TMS, TCK. If the device is configured to use the JTAG pins (TDI, TDO, TMS, TCK) as general purpose I/O, then: If JTAGENB is low: TDI, TDO, TMS and TCK can function a general purpose I/O. If JTAGENB is high: TDI, TDO, TMS and TCK function as JTAG pins.  Configuration (Dual function pins used during sysCONFIG)  PROGRAMN  O Input Initiates configuration sequence when asserted low. This pin always has an active pull-up. Open Drain pin. Indicates the FPGA is ready to be configured. During configuration, a pull-up is enabled. Note: Available in 484 package only.  Open Drain pin. Indicates that the configuration sequence is complete, and the start-up sequence is in progress. Note: Available in 484 package only.	TCK	0	Input	Test Clock input pin, used to clock the 1149.1 state machine.		
Optionally controls behavior of TDI, TDO, TMS, TCK. If the device is configured to use the JTAG pins (TDI, TDO, TMS, TCK) as general purpose I/O, then: If JTAGENB is low: TDI, TDO, TMS and TCK can function a general purpose I/O. If JTAGENB is high: TDI, TDO, TMS and TCK function as JTAG pins.  Configuration (Dual function pins used during sysCONFIG)  PROGRAMN  O Input Initiates configuration sequence when asserted low. This pin always has an active pull-up. Open Drain pin. Indicates the FPGA is ready to be configured. During configuration, a pull-up is enabled. Note: Available in 484 package only.  Open Drain pin. Indicates that the configuration sequence is complete, and the start-up sequence is in progress. Note: Available in 484 package only.	TDI	0	Input	Test Data input pin, used to load data into the device using an 1149.1 state machine.		
JTAGEN  O Input JTAG pins (TDI, TDO, TMS, TCK) as general purpose I/O, then: If JTAGENB is low: TDI, TDO, TMS and TCK can function a general purpose I/O. If JTAGENB is high: TDI, TDO, TMS and TCK function as JTAG pins.  Configuration (Dual function pins used during sysCONFIG)  PROGRAMN  O Input Initiates configuration sequence when asserted low. This pin always has an active pull-up. Open Drain pin. Indicates the FPGA is ready to be configured. During configuration, a pull-up is enabled. Note: Available in 484 package only.  Open Drain pin. Indicates that the configuration sequence is complete, and the start-up sequence is in progress. Note: Available in 484 package only.	TDO	0	Output	Test Data output pin used to shift data out of the device using 1149.1.		
PROGRAMN  O Input Initiates configuration sequence when asserted low. This pin always has an active pull-up.  Open Drain pin. Indicates the FPGA is ready to be configured. During configuration, a pull-up is enabled.  Note: Available in 484 package only.  Open Drain pin. Indicates that the configuration sequence is complete, and the start-up sequence is in progress.  Note: Available in 484 package only.	JTAGEN		•	JTAG pins (TDI, TDO, TMS, TCK) as general purpose I/O, then: If JTAGENB is low: TDI, TDO, TMS and TCK can function a general purpose I/O. If JTAGENB is high: TDI, TDO, TMS and TCK function as JTAG pins.		
Open Drain pin. Indicates the FPGA is ready to be configured. During configuration, a pull-up is enabled.  Note: Available in 484 package only.  Open Drain pin. Indicates that the configuration sequence is complete, and the start-up sequence is in progress.  Note: Available in 484 package only.	Configuration (Dual fun	ction pin	s used dur			
INITN  0 I/O pull-up is enabled.  Note: Available in 484 package only.  Open Drain pin. Indicates that the configuration sequence is complete, and the start-up sequence is in progress.  Note: Available in 484 package only.	PROGRAMN	0	Input	Initiates configuration sequence when asserted low. This pin always has an active pull-up.		
DONE 0 I/O sequence is in progress.  Note: Available in 484 package only.	INITN	0	I/O	pull-up is enabled.		
	DONE	0	1/0	Open Drain pin. Indicates that the configuration sequence is complete, and the start-up sequence is in progress.		
	CCLK	2	1/0	Input Configuration Clock for configuring an FPGA in Slave SPI mode.		



Signal Name	Bank	Туре	Descriptions
SN	2	Input	Slave SPI active low chip select input.
CSSPIN	2	I/O	Master SPI active low chip select output.
SI/SPISI	2	1/0	Slave SPI serial data input and master SPI serial data output.
SO/SPISO	2	I/O	Slave SPI serial data output and master SPI serial data input.
SCL	0	1/0	Slave I2C clock input and master I2C clock output.
SDA	0	1/0	Slave I2C data input and master I2C data output.
Platform Firmware Resi	iliency		
GPIO_xx	5,6	1/0	General Purpose I/O. xx = 0 to 23
GPIO_MMxx	3,4,6	I/O	General Purpose I/O. xx = 0 to 25
I2C_MONx_SDA	0	1/0	I2C Monitor channel x Data. x = 1,2 or 3
I2C_MONx_SCL	0	1/0	I2C Monitor channel x Clock. x = 1,2 or 3
QSPI_MONx_CLK	0,6	1/0	Quad SPI Monitor channel x CLK. x = 0, 1, or 2
QSPI_MONx_CSN	0,6	1/0	Quad SPI Monitor channel x CSN. x = 0, 1, or 2
QSPI_MONx_DQ0	0,6	1/0	Quad SPI Monitor channel x DQ0. x = 0, 1, or 2
QSPI_MONx_DQ1	0,6	1/0	Quad SPI Monitor channel x DQ1. x = 0, 1, or 2
QSPI_MONx_DQ2	0,6	1/0	Quad SPI Monitor channel x DQ2. x = 0, 1, or 2
QSPI_MONx_DQ3	0,6	1/0	Quad SPI Monitor channel x DQ3. x = 0, 1, or 2
QSPI_MONx_PRE_CSN	0,6	Input	Quad SPI Monitor channel x PRE_CSN. x = 0, 1, or 2
QSPI_MONx_SWI_EN	0,6	Output	Quad SPI Monitor channel x SWI_EN. x = 0, 1, or 2
QSPI_MONx_DIS_A	0,6	Output	Quad SPI Monitor channel x DIS_A. x = 0, 1, or 2
QSPI_MONx_DIS_B	0,6	Output	Quad SPI Monitor channel x DIS_B. x = 0, 1, or 2
QSPI_MONx_RST_O	С	Output	Quad SPI Monitor Master Reset Out. x = 0,1, or 2
QSPI_STRM_CLK	0	1/0	Secondary function: Quad SPI High Speed Authentication-only stream channel CLK
QSPI_STRM_CSN	0	1/0	Secondary function: Quad SPI High Speed Authentication-only stream channel CSN
QSPI_STRM_DQ0	0	1/0	Secondary function: Quad SPI High Speed Authentication-only stream channel DQ0
QSPI_STRM_DQ1	0	1/0	Secondary function: Quad SPI High Speed Authentication-only stream channel DQ1
QSPI_STRM_DQ2	0	I/O	Secondary function: Quad SPI High Speed Authentication-only stream channel DQ2
QSPI_STRM_DQ3	0	I/O	Secondary function: Quad SPI High Speed Authentication-only stream channel DQ3
SMBUS1_INT	5	Output	SMBus channel x Interrupt Out. x = 0 or 1
SMBUS1_SCL	5	I/O	SMBus channel x Serial Clock. x = 0 or 1
SMBUS1_SDA	5	1/0	SMBus channel x Serial Data. x = 0 or 1



## 4.1. Pin Information Summary


#### Table 4.2. LFMNX-50

	LFMNX-50	
	fcBGA484	fcCSP256
General Purpose I/O per Bank		
Bank 0	92	4
Bank 1	96	71
Bank 2	96	39
Total General Purpose Single Ended I/O	284	114
Differential I/O per Bank		
Bank 0	46	2
Bank 1	48	35
Bank 2	48	18
Total General Purpose Differential I/O	142	55
Dual Function I/O	30	16
Number 7:1 or 8:1 Gearboxes		
Number of 7:1 or 8:1 Output Gearboxes (Bank 0)	24	0
Number of 7:1 or 8:1 Input Gearboxes (Bank 2)	24	10
High-speed Differential Outputs		
Bank 0	24	0
SoC Function Block		
Dedicated SoC pins	34	34
SoC GPIO (Bank 5, 3.3V)	22	3
SoC GPIO (Bank 6, 1.8V)	2	1
SoC Memory Mapped GPIO (Bank 6, 3.3V)	10	10
SoC Memory Mapped GPIO (Bank 3-4, 1.8V)	16	16
Total SoC Function Block I/O	84	64
V <sub>CCIO</sub> Pins		
Bank 0	17	6
Bank 1	6	4
Bank 2	5	2
Bank 3	1	1
Bank 4	1	1
Bank 5	2	2
Bank 6	2	2
VCC	4	3
VCCAUX	4	4
VCCB	4	5
GND	39	25
NC	0	0
RSRV	27	19
JTAG	4	4
Total Count of Bonded Pins	484	256



## 5. Ordering Information

## 5.1. Mach-NX Part Number Description



## 5.2. Ordering Information

Mach-NX devices have either of the top-side markings as shown in the examples below, on the 484-Ball fcBGA package with LFMNX-50 device in Commercial Temperature in Speed Grade 5.




Figure 5.1. Top Marking Diagram

Note: Markings are abbreviated for small packages.

# 5.3. Mach-NX Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging

Part Number	User LCs	Supply Voltage	Speed	Package	Leads	Temp.
LFMNX-50-5CBG256C	8400	2.5 V/3.3 V	5	Halogen-FreefcCSP	256	СОМ
LFMNX-50-5CBG256I	8400	2.5 V/3.3 V	5	Halogen-FreefcCSP	256	IND
LFMNX-50-5FBG484C	8400	2.5 V/3.3 V	5	Halogen-FreefcBGA	484	СОМ
LFMNX-50-5FBG484I	8400	2.5 V/3.3 V	5	Halogen-FreefcBGA	484	IND

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



## References

A variety of technical notes for the Mach-NX family are available on the Lattice web site.

- Mach-NX sysCLOCK PLL Design and Usage Guide (FPGA-TN-02215)
- Implementing High-Speed Interfaces with Mach-NX Devices Usage Guide (FPGA-TN-02234)
- Mach-NX sysI/O Usage Guide (FPGA-TN-02233)
- Mach-NX Programming and Configuration Usage Guide (FPGA-TN-02231)
- PCB Layout Recommendations for BGA Packages (FPGA-TN-02024)
- Minimizing System Interruption During Configuration Using TransFR Technology (FPGA-TN-02198)
- Boundary Scan Testability with Lattice sysl/O Capability (AN8066)
- Thermal Management document (FPGA-TN-02044)
- Lattice Design Tools



## **Revision History**

### Revision 1.3, March 2022

Section	Change Summary
Architecture	Removed <i>eSPI Slave</i> from the Embedded Hardened IP Functions through SoC section.
Signal Descriptions	<ul> <li>Table 4.1. Signal Descriptions:         <ul> <li>removed ESPI_ALERT, ESPI_CLK, ESPI_CS, ESPI_DATA0, ESPI_DATA1, and ESPI_RSTN signals.</li> </ul> </li> <li>Table 4.2. LFMNX-50:         <ul> <li>updated Dedicated SoC Pins value to 40 for both fcBGA484 and fcCSP256;</li> <li>updated the Total SoC Function Block I/O value to 84 for fcBGA484, to 64 for fcCSP256;</li> <li>updated RSRV value to 27 for fcBGA484, to 19 for fcCSP256.</li> </ul> </li> </ul>

#### Revision 1.2, February 2022

Section	Change Summary
Signal Descriptions	Added Note <i>Available in 484 package only</i> for INITN and DONE signals in Table 4.1. Signal Descriptions.

#### Revision 1.1.1 and Revision 1.1.2, February 2022

Section	Change Summary
All	Special customized versions release.

#### Revision 1.0, January 2022

Section	Change Summary
All	<ul> <li>Production Release.</li> <li>Changed the document title from Mach-NX Device Family Data Sheet to the current Mach-NX Family Data Sheet to align with all other data sheet naming.</li> </ul>
Introduction	<ul> <li>Changed the high I/O to LC ratio with up to 378 I/O pins in the Flexible Architecture section.</li> <li>Updated I/O number for both 256-ball and 484-ball packages in Table 1.1. Mach-NX Family Selection Guide.</li> </ul>
Signal Descriptions	<ul> <li>Updated the bank value for GPIO_xx and GPIO_MMxx signals in Table 4.1. Signal Descriptions.</li> <li>Newly added six QSPI_STRM_* signals and their related data to Table 4.1. Signal Descriptions.</li> <li>Global update to Table 4.2. LFMNX-50.</li> </ul>
Ordering Information	Updated Figure 5.1. Top Marking Diagram.

### Revision 0.80, December 2020

Section	Change Summary
All	Preliminary Release.

© 2021-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



#### Revision 0.72, November 2020

Section	Change Summary
	• Changed 369 I/O pins to 379 I/O pins in the Flexible Architecture section.
	Updated Table 1.1. Mach-NX Family Selection Guide:
Features	<ul> <li>changing User LUTs for LFMNX-50 from 7000 to User LC for LFMNX-50 to 8400;</li> </ul>
	<ul> <li>adding Harden Security Functions;</li> </ul>
	adding 256-ball caBGA package.
Mach-NX Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging	Added two 256-ball caBGA packages.

#### Revision 0.71, October 2020

Section	Change Summary
All	Advance Release, Features and Signal Description.

#### Revision 0.70, July 2020

Section	Change Summary
All	Pre-Advance Release, Features and Signal Description only.



www.latticesemi.com