45V, 2 MHz Zero-Drift Op Amp with EMI Filtering

Features

· High DC Precision:

- V_{OS} Drift: 36 nV/°C (max.)

- V_{OS}: 15 μV (max.)

- Open-Loop Gain: 140 dB (min.)

PSRR: 134 dB (min.)CMRR: 135 dB (min.)

· Low Noise:

- 10.2 nV/√ Hz at 1 kHz

- E_{ni} : 0.21 μV_{P-P} , f = 0.1 Hz to 10 Hz

· Low Power:

- I_O: 470 μA/Amplifier (typ.)

- Wide Single or Dual Supply Voltage Range:

4.5V to 45V, ±2.25V to ±22.5V

· Easy to Use:

- Input Range incl. Negative Rail

- Rail-to-Rail Output

- EMI Filtered Inputs

- Gain Bandwidth Product: 2 MHz

- Slew Rate 1.2V/µs

- Unity Gain Stable

· Small Packages:

- Single: SOT-23-5, MSOP-8

- Dual: MSOP-8, SOIC-8

- Quad: SOIC-14

• Extended Temperature Range: -40°C to +125°C

 AEC Q100 Qualified, Grade 1 (MCP6V52 and MCP6V54 only). See "Product Identification System".

Typical Applications

· Industrial Instrumentation, PLC

· Process Control

· Power Control Loops

· Sensor Conditioning

· Electronic Weight Scales

Medical Instrumentation

Automotive

· High/Low-Side Current Sensing

Design Aids

· Microchip Advanced Part Selector (MAPS)

SPICE Macro Models

· Application Notes

Related Parts

MCP6V71/1U/2/4: Zero-Drift, 2 MHz, 1.8V to 5V

MCP6V81/1U/2/4: Zero-Drift, 5 MHz, 1.8V to 5V

General Description

The Microchip Technology MCP6V51/2/4 operational amplifiers employ dynamic offset correction for very low offset and offset drift. These devices have a gain bandwidth product of 2 MHz (typical). They are unity gain stable, have virtually no 1/f noise and excellent Power Supply Rejection Ratio (PSRR) and Common-Mode Rejection Ratio (CMRR). These products operate with a single or dual supply voltage that can range from 4.5V to 45V (± 2.25 V to ± 22.5 V), while drawing 470 μ A/amp (typical) of quiescent current.

The MCP6V51/2/4 op amps are offered as single, dual and quad channel amplifiers, and are designed using an advanced CMOS process.

Typical Application Circuit




Figure 1 and Figure 2 show input offset voltage versus ambient temperature for different power supply voltages.




FIGURE 1: Input Offset Voltage vs. Ambient Temperature with $V_{DD} = 4.5V$.




FIGURE 2: Input Offset Voltage vs. Ambient Temperature with $V_{DD} = 45V$.


As seen in Figure 1 and Figure 2, the MCP6V51/2/4 op amps have excellent performance across temperature.

The input offset voltage temperature drift (TC₁) shown is well within the specified maximum values of:

31 nV/°C at V_{DD} = 4.5V and 36 nV/°C at V_{DD} = 45V.

This performance supports applications with stringent DC precision requirements. In many cases, it will not be necessary to correct for temperature effects (i.e., calibrate) in a design. In the other cases, the correction will be small.

Package Types



1.0 ELECTRICAL CHARACTERISTICS

1.1 Absolute Maximum Ratings[†]

| V _{DD} – V _{SS} | 49.5V |
|---|------------------------------------|
| Current at Input Pins (Note 1) | ±5 mA |
| Analog Inputs (V _{IN} + and V _{IN} -) | V_{SS} – 0.5V to V_{DD} + 0.5V |
| All Other Inputs and Outputs | V_{SS} – 0.3V to V_{DD} + 0.3V |
| Differential Input Voltage (Note 1) | ±9V |
| Output Short-Circuit Current | Continuous |
| Current at Output and Supply Pins | ±50 mA |
| Storage Temperature | 65°C to +150°C |
| Maximum Junction Temperature | +150°C |
| ESD Protection on All Pins (MCP6V51) (HBM, CDM, MM) | ≥ 1.5 kV, 750V, 200V |
| ESD Protection on All Pins (MCP6V52 and MCP6V54) (HBM, CDM, MM) | ≥ 2 kV, 750V, 200V |

Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note 1: The inputs are clamped by internal back-to-back diodes. If differential input voltages exceed ±9V, the current must be limited to 5 mA or less. Also, see **Section 4.2.1 "Input Protection"**.

1.2 Electrical Specifications

DC ELECTRICAL SPECIFICATIONS

 Electrical Characteristics: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +4.5V$ to +45V, $V_{SS} = GND$, $V_{CM} = V_{DD}/3$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $V_L = 10 \text{ k}\Omega$ to V_L and $C_L = 100 \text{ pF}$ (refer to Figure 1-4 and Figure 1-5).

 Parameters
 Sym.
 Min.
 Typ.
 Max.
 Units
 Conditions

 Input Offset

| | - | | | | | |
|--|------------------|-----|------|-----|------------------------|---|
| Input Offset | | | | | | |
| Input Offset Voltage | V _{OS} | -15 | ±2.4 | +15 | μV | T _A = +25°C |
| Input Offset Voltage Drift with Temperature (Linear Temp. Co.) | TC ₁ | -31 | ±5 | +31 | nV/°C | $T_A = -40 \text{ to } +125^{\circ}\text{C},$ $V_{DD} = 4.5\text{V (Note 1)}$ |
| | TC ₁ | -36 | ±7 | +36 | nV/°C | $T_A = -40 \text{ to } +125^{\circ}\text{C},$ $V_{DD} = 45\text{V (Note 1)}$ |
| Input Offset Voltage Quadratic Temperature Co. | TC ₂ | 1 | ±42 | _ | nV/ °C ² | $T_A = -40 \text{ to } +125^{\circ}\text{C},$ $V_{DD} = 4.5\text{V}$ |
| | TC ₂ | | ±38 | _ | nV/ °C ² | $T_A = -40 \text{ to } +125^{\circ}\text{C},$ $V_{DD} = 45\text{V}$ |
| Input Offset Voltage Aging | ΔV _{OS} | _ | ±2 | _ | μV | 408 hours Life Test at +150°C, measured at +25°C |
| Power Supply Rejection Ratio | PSRR | 134 | 160 | _ | dB | |
| | | 124 | 138 | _ | dB | $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C},$ $V_{DD} = 45\text{V (Note 1)}$ |

Note 1: Not production tested. Limits set by characterization and/or simulation and provided as design guidance only.

2: Figure 2-17 shows how V_{CML} and V_{CMH} changed across temperature for the first production lot.

DC ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: Unless otherwise indicated, $T_A = +25$ °C, $V_{DD} = +4.5$ V to +45V, $V_{SS} = GND$, $V_{CM} = V_{DD}/3$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $V_L = 10$ kΩ to V_L and $C_L = 100$ pF (refer to Figure 1-4 and Figure 1-5).

| $V_{CM} = V_{DD}/3$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $R_L = 10 \text{ k}\Omega$ to V_L and $C_L = 100 \text{ pF}$ (refer to Figure 1-4 and Figure 1-5). | | | | | | | | | |
|--|-------------------|-----------------------|-----------|-----------------------|-------|--|--|--|--|
| Parameters | Sym. | Min. | Тур. | Max. | Units | Conditions | | | |
| Input Bias Current and Impedar | ice | | | | | | | | |
| Input Bias Current | I _B | -250 | ±60 | +250 | pА | V _{DD} = 45V | | | |
| Input Bias Current across | I _B | _ | ±80 | | pА | T _A = +85°C | | | |
| Temperature | I _B | -4 | ±1.4 | +4 | nA | T _A = +125°C (Note 1) | | | |
| Input Offset Current | Ios | -1 | ±0.28 | +1 | nA | V _{DD} = 45V | | | |
| Input Offset Current across | Ios | | ±0.32 | | nA | T _A = +85°C | | | |
| Temperature | Ios | -8 | ±0.45 | +8 | nA | T _A = +125°C (Note 1) | | | |
| Common-Mode Input Impedance | Z _{CM} | _ | 120G 3 | | Ω pF | | | | |
| Differential Input Impedance | Z _{DIFF} | | 2.5M 5.2 | | Ω pF | | | | |
| Common-Mode | | | | | | | | | |
| Common-Mode Input Voltage Range Low | V _{CML} | _ | _ | V _{SS} – 0.3 | V | Note 2 | | | |
| Common-Mode Input Voltage Range High | V _{CMH} | V _{DD} – 2.1 | _ | _ | V | Note 2 | | | |
| Common-Mode Rejection Ratio | CMRR | 110 | 125 | | dB | V _{DD} = 4.5V, V _{CM} = -0.3V to 2.4V (Note 2) | | | |
| | | 106 | 116 | l | dB | $V_{DD} = 4.5V,$ $T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$ (Note 1) | | | |
| | CMRR | 135 | 150 | l | dB | V _{DD} = 45V, V _{CM} = -0.3V to 42.9V (Note 2) | | | |
| | | 128 | 140 | | dB | $V_{DD} = 45V,$ $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$ (Note 1) | | | |
| Open-Loop Gain | | | | | | | | | |
| DC Open-Loop Gain | A _{OL} | 124 | 142 | | dB | $V_{DD} = 4.5V,$ $V_{OUT} = 0.3V \text{ to } 4.2V$ | | | |
| | | 120 | 139 | _ | dB | $V_{DD} = 4.5V,$ $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$ (Note 1) | | | |
| | A _{OL} | 140 | 164 | _ | dB | V _{DD} = 45V, V _{OUT} = 0.3V to 44.7V | | | |
| Note to Note the first to the desired | | 134 | 160 | _ | dB | V _{DD} = 45V, T _A = -40°C to +125°C (Note 1) | | | |

Note 1: Not production tested. Limits set by characterization and/or simulation and provided as design guidance only.

^{2:} Figure 2-17 shows how V_{CML} and V_{CMH} changed across temperature for the first production lot.

DC ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: Unless otherwise indicated, T_A = +25°C, V_{DD} = +4.5V to +45V, V_{SS} = GND, V_{CM} = $V_{DD}/3$, V_{OUT} = $V_{DD}/2$, V_L = $V_{DD}/2$, V_L = 10 kΩ to V_L and V_L = 100 pF (refer to Figure 1-4 and Figure 1-5).

| Parameters | Sym. | Min. | Typ. | Max. | Units | Conditions |
|--------------------------------------|-------------------|------------------------|------------------------|------------------------|----------|---|
| | | | .16. | 11160711 | 33 | |
| Output | T T | ı | | | | |
| Minimum Output Voltage Swing | V _{OL} | _ | V _{SS} + 45 | V _{SS} + 60 | mV | $R_L = 1 k\Omega, V_{DD} = 4.5V$ |
| | | _ | $V_{SS} + 500$ | V _{SS} + 1000 | | $R_L = 1 k\Omega$, $V_{DD} = 45V$ |
| | | _ | V _{SS} + 6 | V _{SS} + 20 | | $R_L = 10 \text{ k}\Omega, V_{DD} = 4.5V$ |
| | | _ | $V_{SS} + 50$ | V _{SS} + 70 | | $R_L = 10 \text{ k}\Omega, V_{DD} = 45V$ |
| Maximum Output Voltage Swing | V _{OH} | V _{DD} – 150 | V _{DD} – 100 | _ | mV | $R_L = 1 k\Omega, V_{DD} = 4.5V$ |
| | | V _{DD} – 2500 | V _{DD} – 1500 | _ | | $R_L = 1 k\Omega$, $V_{DD} = 45V$ |
| | | V _{DD} – 20 | V _{DD} – 12 | _ | | $R_L = 10 \text{ k}\Omega, V_{DD} = 4.5 \text{V}$ |
| | | V _{DD} – 200 | V _{DD} – 100 | _ | | R_L = 10 kΩ, V_{DD} = 45V |
| Output Short-Circuit Current | I _{SC} + | _ | 46 | _ | mA | |
| | I _{SC} - | _ | 36 | _ | mA | |
| Closed-Loop Output Resistance | R _{OUT} | _ | 16 | _ | Ω | f = 0.1 MHz, I _O = 0, G = 1 |
| Capacitive Load Drive | C _L | _ | 100 | _ | pF | G = 1 |
| Power Supply | | | | | | |
| Supply Voltage | V_{DD} | 4.5 | _ | 45 | V | |
| Quiescent Current per Amplifier | ΙQ | 310 | 460 | 590 | μΑ | V _{DD} = 4.5V, I _O = 0 |
| | | 310 | 470 | 590 | μΑ | V _{DD} = 45V, I _O = 0 |
| | | _ | 540 | 670 | μA | I _O = 0, |
| | | | | | | $T_A = -40 \text{ to } +125^{\circ}\text{C},$ |
| | | | | | | see Figure 2-22 (Note 1) |
| Power-on Reset (POR) Trip Voltage | V _{POR} | _ | 2.3 | _ | V | |

Note 1: Not production tested. Limits set by characterization and/or simulation and provided as design guidance only.

^{2:} Figure 2-17 shows how V_{CML} and V_{CMH} changed across temperature for the first production lot.

AC ELECTRICAL SPECIFICATIONS

| Electrical Characteristics: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +4.5V$ to $+45V$, $V_{SS} = GND$, $V_{CM} = V_{DD}/3$, $V_{OUT} = V_{DD}/2$, $V_L = V_{DD}/2$, $V_L = 10 \text{ k}\Omega$ to V_L and $V_L = 100 \text{ pF}$ (refer to Figure 1-4 and Figure 1-5). | | | | | | | | |
|--|------------------|------|------|------|-------------------|--|--|--|
| Parameters | Sym. | Min. | Тур. | Max. | Units | Conditions | | |
| Amplifier AC Response | | | | | | | | |
| Gain Bandwidth Product | GBWP | _ | 1.8 | _ | MHz | V _{DD} = 4.5V, V _{IN} = 10 mVpp, Gain = 100 | | |
| | | | 2 | _ | MHz | V _{DD} = 45V, V _{IN} = 10 mVpp, Gain = 100 | | |
| Slew Rate | SR | _ | 1.2 | _ | V/µs | See Figure 2-45 | | |
| Phase Margin | PM | _ | 66 | _ | deg. | V _{DD} = 45V | | |
| Amplifier Noise Response | | | | | | | | |
| Input Noise Voltage | E _{ni} | _ | 0.1 | _ | μV_{P-P} | f = 0.01 Hz to 1 Hz | | |
| | E _{ni} | _ | 0.21 | _ | μV _{P-P} | f = 0.1 Hz to 10 Hz | | |
| Input Noise Voltage Density | e _{ni} | _ | 10.2 | _ | nV/√Hz | f = 1 kHz | | |
| Input Noise Current Density | i _{ni} | _ | 4 | _ | fA/√Hz | | | |
| Amplifier Step Response | | | | | | | | |
| Start-Up Time | t _{STR} | _ | 200 | _ | μs | G = +1, 1% V _{OUT} settling (Note 1) | | |
| Offset Correction Settling Time | t _{STL} | _ | 45 | _ | μs | G = +1, V_{IN} step of 2V, V_{OS} within ±100 μ V of its final value | | |
| Output Overdrive Recovery Time | t _{ODR} | | 65 | _ | μs | G = -10, \pm 0.5V input overdrive to $V_{DD}/2$, V_{IN} 50% point to V_{OUT} 90% point (Note 2) | | |
| EMI Protection | | | | • | | | | |
| EMI Rejection Ratio | EMIRR | _ | 80 | _ | dB | V _{IN} = 0.1 V _{PK} , f = 400 MHz, V _{DD} = 45V | | |
| | | _ | 95 | _ | | V _{IN} = 0.1 V _{PK} , f = 900 MHz, V _{DD} = 45V | | |
| | | _ | 108 | _ | | V _{IN} = 0.1 V _{PK} , f = 1800 MHz, V _{DD} = 45V | | |
| | | _ | 109 | _ | | V _{IN} = 0.1 V _{PK} , f = 2400 MHz, V _{DD} = 45V | | |
| | | _ | 109 | _ | | V _{IN} = 0.1 V _{PK} , f = 5600 MHz, V _{DD} = 45V | | |

Note 1: Behavior may vary with different gains; see Section 4.3.3 "Offset at Power-up".

TEMPERATURE SPECIFICATIONS

| Electrical Characteristics: Unless otherwise indicated, all limits are specified for: V_{DD} = +4.5V to +45V, V_{SS} = GND. | | | | | | | | |
|--|----------------|------|------|------|-------|------------|--|--|
| Parameters | Sym. | Min. | Тур. | Max. | Units | Conditions | | |
| Temperature Ranges | | | | | | | | |
| Specified Temperature Range | T _A | -40 | _ | +125 | °C | | | |
| Operating Temperature Range | T _A | -40 | _ | +125 | °C | Note 1 | | |
| Storage Temperature Range | T _A | -65 | _ | +150 | °C | | | |
| Thermal Package Resistances | | | | | | | | |
| Thermal Resistance, 8-Lead MSOP | θ_{JA} | _ | 206 | _ | °C/W | | | |
| Thermal Resistance, 5-Lead SOT-23 | θ_{JA} | _ | 115 | _ | °C/W | | | |
| Thermal Resistance, 8-Lead SOIC | θ_{JA} | _ | 150 | _ | °C/W | | | |
| Thermal Resistance, 14-Lead SOIC | θ_{JA} | _ | 91 | _ | °C/W | | | |

Note 1: Operation must not cause T_J to exceed Maximum Junction Temperature specification (+150°C).

^{2:} t_{STL} and t_{ODR} include some uncertainty due to clock edge timing.

1.3 Timing Diagrams

The Timing Diagrams provide a depiction of the Amplifier Step Response specifications listed under the **AC Electrical Specifications** table.




FIGURE 1-1: Amplifier Start-up.




FIGURE 1-2: Offset Correction Settling Time.




FIGURE 1-3: Output Overdrive Recovery.

1.4 Test Circuits

The circuits used for most DC and AC tests are shown in Figure 1-4 and Figure 1-5. Lay the bypass capacitors out as discussed in **Section 4.3.10 "Supply Bypassing and Filtering"**. R_N is equal to the parallel combination of R_F and R_G to minimize bias current effects.




FIGURE 1-4: AC and DC Test Circuit for Most Noninverting Gain Conditions.




FIGURE 1-5: AC and DC Test Circuit for Most Inverting Gain Conditions.

The circuit in Figure 1-6 tests the input's dynamic behavior (i.e., t_{STR} , t_{STL} and t_{ODR}). The potentiometer balances the resistor network (V_{OUT} should equal V_{REF} at DC). The op amp's Common-Mode Input Voltage is $V_{CM} = V_{IN}/3$. The error at the input (V_{ERR}) appears at V_{OUT} with a noise gain of approximately 10 V/V.




FIGURE 1-6: Test Circuit for Dynamic Input Behavior.



NOTES:

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = +4.5V to +45V, V_{SS} = GND, V_{CM} = $V_{DD}/3$, V_{OUT} = $V_{DD}/2$, V_L = $V_{DD}/2$, R_L = 10 k Ω to V_L and C_L = 100 pF.

2.1 DC Input Precision




FIGURE 2-1: Input Offset Voltage.




FIGURE 2-2: Input Offset Voltage Drift.




FIGURE 2-3: Input Offset Voltage vs. Power Supply Voltage.




FIGURE 2-4: Input Offset Voltage vs. Output Voltage with $V_{DD} = 4.5V$.




FIGURE 2-5: Input Offset Voltage vs. Output Voltage with $V_{DD} = 45V$.




FIGURE 2-6: Input Offset Voltage vs. Common-Mode Voltage with $V_{DD} = 4.5V$




FIGURE 2-7: Input Offset Voltage vs. Common-Mode Voltage with $V_{DD} = 45V$.




FIGURE 2-8: CMRR.




FIGURE 2-9: PSRR.




FIGURE 2-10: DC Open-Loop Gain.




FIGURE 2-11: CMRR and PSRR vs. Ambient Temperature.




FIGURE 2-12: DC Open-Loop Gain vs. Ambient Temperature.




FIGURE 2-13: Input Bias and Offset Currents vs. Common-Mode Input Voltage with $T_A = +85$ °C.




FIGURE 2-14: Input Bias and Offset Currents vs. Common-Mode Input Voltage with $T_A = +125$ °C.




FIGURE 2-15: Input Bias and Offset Currents vs. Ambient Temperature with $V_{DD} = 45V$.




FIGURE 2-16: Input Bias Current vs. Input Voltage (Below V_{SS}).

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = +4.5V to +45V, V_{SS} = GND, V_{CM} = $V_{DD}/3$, V_{OUT} = $V_{DD}/2$, V_L = $V_{DD}/2$, R_L = 10 k Ω to V_L and C_L = 100 pF.

2.2 Other DC Voltages and Currents




FIGURE 2-17: Input Common-Mode Voltage Headroom (Range) vs. Ambient Temperature.




FIGURE 2-18: Output Voltage Headroom vs. Output Current.




FIGURE 2-19: Output Voltage Headroom vs. Ambient Temperature.




FIGURE 2-20: Output Voltage Headroom vs. Temperature $RL = 10 \text{ k}\Omega$.




FIGURE 2-21: Output Short-Circuit Current vs. Power Supply Voltage.




FIGURE 2-22: Supply Current vs. Power Supply Voltage.

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = +4.5V to +45V, V_{SS} = GND, V_{CM} = $V_{DD}/3$, V_{OUT} = $V_{DD}/2$, V_L = $V_{DD}/2$, R_L = 10 k Ω to V_L and C_L = 100 pF.

2.3 Frequency Response




FIGURE 2-23: CMRR and PSRR vs. Frequency.




FIGURE 2-24: Open-Loop Gain vs. Frequency with $V_{DD} = 4.5V$.




FIGURE 2-25: Open-Loop Gain vs. Frequency with $V_{DD} = 45V$.




FIGURE 2-26: Gain Bandwidth Product and Phase Margin vs. Ambient Temperature.




FIGURE 2-27: Gain Bandwidth Product and Phase Margin vs. Common-Mode Input Voltage.




FIGURE 2-28: Closed-Loop Output Impedance vs. Frequency with $V_{DD} = 4.5V$.




FIGURE 2-29: Closed-Loop Output Impedance vs. Frequency with $V_{DD} = 45V$.




FIGURE 2-30: Maximum Output Voltage Swing vs. Frequency.




FIGURE 2-31: EMIRR vs. Frequency.




FIGURE 2-32: Channel-to-Channel Crosstalk (MCP6V52).

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = +4.5V to +45V, V_{SS} = GND, V_{CM} = $V_{DD}/3$, V_{OUT} = $V_{DD}/2$, V_L = $V_{DD}/2$, R_L = 10 k Ω to V_L and C_L = 100 pF.

2.4 Input Noise




FIGURE 2-33: Input Noise Voltage Density and Integrated Input Noise Voltage vs. Frequency.




FIGURE 2-34: Input Noise vs. Time with 1 Hz and 10 Hz Filters and $V_{DD} = 4.5V$.




FIGURE 2-35: Input Noise vs. Time with 1 Hz and 10 Hz Filters and $V_{DD} = 45V$.

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = +4.5V to +45V, V_{SS} = GND, V_{CM} = $V_{DD}/3$, V_{OUT} = $V_{DD}/2$, V_L = $V_{DD}/2$, R_L = 10 k Ω to V_L and C_L = 100 pF.

2.5 Time Response




FIGURE 2-36: Input Offset Voltage vs. Time with Temperature Change.




FIGURE 2-37: Input Offset Voltage vs. Time at Power-up.




FIGURE 2-38: The MCP6V51/2/4 Shows No Input Phase Reversal with Overdrive.




FIGURE 2-39: Noninverting Small Signal Step Response.




FIGURE 2-40: Noninverting Large Signal Step Response.




FIGURE 2-41: Noninverting 40 V_{PP} Step Response.




FIGURE 2-42: Inverting Small Signal Step Response.




FIGURE 2-43: Inverting Large Signal Step Response.




FIGURE 2-44: Inverting 40 V_{PP} Step Response.




FIGURE 2-45: Slew Rate vs. Ambient Temperature.




FIGURE 2-46: Output Overdrive Recovery vs. Time with G = -10 V/V.




FIGURE 2-47: Output Overdrive Recovery Time vs. Inverting Gain.



NOTES:

3.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

| МСР | SV51 | МСР | 6V52 | MCP6V54 | Cumbal | Description |
|---------|---------|--------|--------|----------|--------------------|---|
| SOT23-5 | MSOP-8 | SOIC-8 | MSOP-8 | SOIC-14 | Symbol | Description |
| 1 | 6 | 1 | 1 | 1 | V _{OUT} | Output |
| 4 | 2 | 2 | 2 | 2 | V _{IN} - | Inverting Input |
| 3 | 3 | 3 | 3 | 3 | V _{IN} + | Noninverting Input |
| 5 | 7 | 8 | 8 | 4 | V_{DD} | Positive Power Supply |
| _ | _ | 5 | 5 | 5 | V _{INB} + | Noninverting Input (Op Amp B) |
| | _ | 6 | 6 | 6 | V _{INB} - | Inverting Input (Op Amp B) |
| ı | _ | 7 | 7 | 7 | V _{OUTB} | Output (Op Amp B) |
| _ | _ | _ | _ | 8 | V _{OUTC} | Output (Op Amp C) |
| | _ | | _ | 9 | V _{INC} - | Inverting Input (Op Amp C) |
| ı | _ | | _ | 10 | V _{INC} + | Noninverting Input (Op Amp C) |
| 2 | 4 | 4 | 4 | 11 | V_{SS} | Negative Power Supply |
| | _ | | _ | 12 | V _{IND} + | Noninverting Input (Op Amp D) |
| | _ | | _ | 13 | V _{IND} - | Inverting Input (Op Amp D) |
| _ | _ | _ | _ | 14 | V _{OUTD} | Output (Op Amp D) |
| _ | 1, 5, 8 | _ | _ | <u> </u> | NC | Do Not Connect (no internal connection) |

3.1 Analog Outputs (V_{OUT}, V_{OUTA}, V_{OUTB}, V_{OUTC}, V_{OUTD})

The analog output pins ($V_{\mbox{\scriptsize OUT}}$) are low-impedance voltage sources.

3.2 Analog Inputs (V_{IN} +, V_{IN} -, V_{INB} +, V_{INB} -, V_{INC} -, V_{INC} +, V_{IND} -, V_{IND} +)

The noninverting and inverting inputs (V $_{IN}$ +, V $_{IN}$ -, ...) are high-impedance CMOS inputs with low bias currents.

3.3 Power Supply Pins

The positive power supply (V_{DD}) is 4.5V to 45V higher than the negative power supply (V_{SS}). For normal operation, the other pins are between V_{SS} and V_{DD} .

Typically, these parts are used in a single (positive) supply configuration. In this case, V_{SS} is connected to ground and V_{DD} is connected to the supply. V_{DD} will need bypass capacitors.



NOTES:

4.0 APPLICATIONS

The MCP6V51/2/4 devices are designed for precision applications with requirements for small packages and low power. Their wide supply voltage range and low quiescent current make the MCP6V51/2/4 devices ideal for industrial applications.

4.1 Overview of Zero-Drift Operation

Figure 4-1 shows a simplified diagram of the MCP6V5X zero-drift op amp. This diagram will be used to explain how slow voltage errors are reduced in this architecture (much better V_{OS} , $\Delta V_{OS}/\Delta T_A$ (TC₁), CMRR, PSRR, A_{OL} and 1/f noise).




FIGURE 4-1: Simplified Zero-Drift Op Amp Functional Diagram.

4.1.1 BUILDING BLOCKS

The main amplifier is designed for high gain and bandwidth, with a differential topology. Its main input pair (+ and – pins at the top left) is used for the higher frequency portion of the input signal. Its auxiliary input pair (+ and – pins at the bottom left) is used for the low-frequency portion of the input signal and corrects the op amp's input offset voltage. Both inputs are added together internally.

The auxiliary amplifier, chopper input switches and chopper output switches provide a high DC gain to the input signal. DC errors are modulated to higher frequencies, while white noise is modulated to low frequency.

The low-pass filter reduces high-frequency content, including harmonics of the chopping clock.

The output buffer drives external loads at the V_{OUT} pin (V_{RFF} is an internal reference voltage).

The oscillator runs at f_{OSC1} = 200 kHz. Its output is divided by two, to produce the chopping clock rate of f_{CHOP} = 100 kHz.

The internal Power-on Reset (POR) starts the part in a known good state, protecting against power supply brown-outs.

The digital control block controls switching and POR events.

4.1.2 CHOPPING ACTION

Figure 4-2 shows the amplifier connections for the first phase of the chopping clock and Figure 4-3 shows the connections for the second phase. Its slow voltage errors alternate in polarity, making the average error small.




FIGURE 4-2: First Chopping Clock Phase; Equivalent Amplifier Diagram.




FIGURE 4-3: Second Chopping Clock Phase; Equivalent Amplifier Diagram.

4.2 Other Functional Blocks

4.2.1 INPUT PROTECTION

The MCP6V5X op amps can be operated on a single supply, voltage ranging from 4.5V to 45V, or in a split-supply application (±2.25V to ±22.5V). The input Common-Mode range extends below the negative rail, $V_{CML} = V_{SS} - 0.3V$ at +25°C, while maintaining high CMRR (135 dB min. at 45 V_{DD}). The upper range of the input Common-Mode is limited to $V_{CMH} = V_{DD} - 2.1V$. To ensure proper operation, these V_{CM} limits, along with any potential overvoltage/current conditions as described in the following paragraphs, should be taken into consideration.

4.2.1.1 Phase Reversal

The input circuitry of the MCP6V5X amplifiers is designed to not exhibit phase reversal when the input pins (V_{IN} +, V_{IN} -) exceed the supply voltages. Typically, an amplifier is most susceptible to phase reversal when operated in a unity gain buffer configuration, where the input is prone to be driven beyond the specified Common-Mode voltage range.




FIGURE 4-4: No Phase Reversal.

Figure 4-4 shows an input voltage exceeding the supply voltages by 0.5V for each rail. The output voltage remains railed with no phase inversion while the input is overdriven. For this particular example, the supply voltage was kept lower in order to help visualize the relationship between the input and output voltages during an Overvoltage condition.

4.2.1.2 Input Voltage Limits

In order to prevent damage and/or improper operation of these amplifiers, the surrounding circuit must limit the voltage levels seen by the amplifier's input pins to within the specified limits (see Section 1.1 "Absolute Maximum Ratings†"). This input voltage limit requirement is independent of the current limits discussed later on.

Figure 4-5 illustrates the principle ESD protection scheme used for the MCP6V5X amplifiers. Each input is protected by a set of primary and secondary steering diodes in addition to series resistance. Furthermore, a set of anti-parallel diodes protect the input transistors from seeing a large differential voltage. This structure was chosen to protect the input transistors against many (but not all) ESD and Overvoltage conditions, while also minimizing the effects of additional input bias currents (I_{Bias}) resulting from the leakage current of the ESD devices. Note that this leakage current is temperature-dependent and will dominate at higher temperatures (see Figure 2-15).




FIGURE 4-5: Simplified Analog Input ESD Structures.

The input ESD diodes clamp the inputs when they try to go more than one diode drop below V_{SS}. They also clamp any voltages well above V_{DD} ; their breakdown voltage is high enough to allow normal operation, but not low enough to protect against slow overvoltage (beyond V_{DD}) events. Very fast ESD events (that meet the specification) are limited so that damage can largely be prevented. The internal ESD protection scheme is intended to protect the device during test. assembly and manufacturing process. Note that the internal protection is not intended to be used as clamping or limiting devices for sustained in-circuit operation. If such Overvoltage (i.e., exceeding the supply rails by more than 0.5V) and/or Overcurrent conditions (i.e., current flow at each input pin exceeding 5 mA) are expected as part of the application circuit, external protection devices may be needed.

Figure 4-6 shows one approach of protecting the inputs against Overvoltage conditions with external diodes. The device marked as D_{Ext} may be small-signal silicon diodes, or Schottky diodes, for lower clamping voltages, or diode connected FETs for low leakage. Depending on the application, the additional diode capacitance should be considered.




FIGURE 4-6: Protecting the Analog Inputs Against High Voltages.

A current limit resistor (R_{Limit}) may be needed to prevent excessive current flow through the external diodes (D_{Ext}). If the amplifier inputs will be subjected to Overvoltage conditions as part of the application, an additional resistor (R_{IN}) in series with the vulnerable input pin (here V_{IN} +) may be needed to limit the Fault current to a safe level (e.g., 2 mA).

4.2.1.3 Input Current Limits

In order to prevent damage and/or improper operation of these amplifiers, the circuit must limit the currents into the input pins (see **Section 1.1 "Absolute Maximum Ratings†"**). This requirement is independent of the voltage limits discussed previously. Figure 4-7 shows one approach to protecting these inputs. The R1 and R2 resistors limit the possible current in or out of the input pins (and into D1 and D2).




FIGURE 4-7: Protecting the Analog Inputs Against High Currents.

It is also possible to connect the diodes to the left of the R1 and R2 resistors. In this case, the currents through the D1 and D2 diodes need to be limited by some other mechanism (see Figure 4-6). The resistors then serve as inrush current limiters; the DC current into the input pins (V_{IN} + and V_{IN} -) should be very small.

A significant amount of current can flow out of the inputs (through the ESD diodes) when the Common-Mode Voltage (V_{CM}) is below ground (V_{SS}). See Figure 2-16 for further details.

4.2.2 INTEGRATED EMI FILTER

The MCP6V5X op amps have an integrated low-pass filter in their inputs for the dedicated purpose of reducing any Electromagnetic or RF Interference (EMI, RFI). The on-chip filter is designed as a second-order RC low-pass, which sets a bandwidth limit of approximately 115 MHz and attenuates the high-frequency interference. Performance results of the MCP6V51/2/4 devices' EMI Rejection Ratio (EMIRR) under various conditions can be seen in Figure 2-31.

4.2.3 RAIL-TO-RAIL OUTPUT

The output voltage range of the MCP6V51/2/4 zero-drift op amps is typically $V_{DD}-100\,\text{mV}$ and $V_{SS}+50\,\text{mV}$ when $R_L=10\,\text{k}\Omega$ is connected to $V_{DD}/2$ and $V_{DD}=45\text{V}$. Refer to Figure 2-18, Figure 2-19 and Figure 2-20 for more information.

4.2.4 THERMAL SHUTDOWN

Under certain operating conditions, the MCP6V5X amplifier can be subjected to a rise of its die temperature above the specified maximum junction temperature of +150°C. To control possible overheating and damage, the MCP6V5X amplifier has internal thermal shutdown circuitry. Especially when operating with the maximum supply voltage of 45V, observe that the ambient temperature and/or the amplifier's output current are such that the junction temperature remains below the specified limit. To estimate the Junction Temperature (T_J), consider these factors: the total Power Dissipation of the device (P_D) and the Ambient Temperature at the device package (T_A), and use Equation 4-1 below.

EQUATION 4-1:

$$T_J = P_D \times \theta_{JA} + T_A$$

Where:

θ_{JA} = The thermal resistance between the die and the ambient environment, as shown in Temperature Specifications

To derive the power dissipation of the device, add the terms for the devices' quiescent power and the load power, as shown in Equation 4-2:

EQUATION 4-2:

$$P_D = (V_{DD} - V_{SS}) \times I_O + I_{OUT} \times (V_{DD} - V_{OUT})$$

This assumes that the device is sourcing the load current (i.e., current flowing from the V_{DD} supply into the load). Use the term ($I_{OUT} \times (V_{OUT} - V_{SS})$) when the device is sinking current. Note that this simple example assumes a constant (DC) signal current flow.

The thermal shutdown circuitry activates as soon as the junction temperature reaches approximately +175°C, causing the amplifier's output stage to be tristated (high-impedance), effectively disabling any output current flow. The amplifier will remain in this disabled state until the junction temperature has cooled down to approximately +160°C. At this point, the thermal shutdown circuitry will enable the output stage of the MCP6V5X amplifier and the device will resume normal operation.

If a Fault condition persists, for example, the amplifier's output (V_{OUT}) is shorted causing excessive output current, the thermal shutdown circuity may be triggered again and the previously described cycle repeats. This may continue until the Fault condition is removed.

It should be noted that the thermal shutdown feature of the MCP6V5X does not ensure that the device will remain undamaged when operated under stress conditions, during which the device is placed into the Shutdown mode.

4.3 Application Tips

4.3.1 INPUT OFFSET VOLTAGE OVER TEMPERATURE

The **DC Electrical Specifications** table gives both the linear and quadratic temperature coefficients (TC_1 and TC_2) of the input offset voltage. The input offset voltage, at any temperature in the specified range, can be calculated as follows:

EQUATION 4-3:

$$V_{OS}(T_A) = V_{OS} + TC_1 \Delta T + TC_2 \Delta T^2$$

Where:

 $\Delta T = T_A - 25^{\circ}C$

 $V_{OS}(T_A)$ = Input offset voltage at T_A

V_{OS} = Input offset voltage at +25°C

TC₁ = Linear temperature coefficient

TC₂ = Quadratic temperature coefficient

4.3.2 DC GAIN PLOTS

Figure 2-8, Figure 2-9 and Figure 2-10 are histograms of the reciprocals (in units of μ V/V) of CMRR, PSRR and A_{OL}, respectively. They represent the change in Input Offset Voltage (V_{OS}) with a change in Common-Mode Input Voltage (V_{CM}), Power Supply Voltage (V_{DD}) and Output Voltage (V_{OUT}).

The $1/A_{OL}$ histogram is centered near 0 μ V/V because the measurements are dominated by the op amp's input noise. The negative values shown represent noise and tester limitations, *not* unstable behavior. Production tests make multiple V_{OS} measurements, which validates an op amp's stability; an unstable part would show greater V_{OS} variability or the output would stick at one of the supply rails.

4.3.3 OFFSET AT POWER-UP

When these parts power up, the Input Offset (V_{OS}) starts at its uncorrected value (usually less than ± 5 mV). Circuits with high DC gain may cause the output to reach one of the two rails. In this case, the time to a valid output is delayed by an Output Overdrive Time (t_{ODR}), in addition to the Start-up Time (t_{STR}).

To avoid this extended start-up time, reducing the gain is one method. Adding a capacitor across the Feedback Resistor ($R_{\rm F}$) is another method.

4.3.4 SOURCE RESISTANCES

The input bias currents have two significant components: switching glitches that dominate at room temperature and below, and input ESD diode leakage currents that dominate at +85°C and above.

Make the resistances seen by the inputs small and equal. This minimizes the output offset voltage caused by the input bias currents.

The inputs should see a resistance in the order of 10Ω to $1\,k\Omega$ at high frequencies (i.e., above 1 MHz). This helps minimize the impact of switching glitches, which are very fast, on overall performance. In some cases, it may be necessary to add resistors in series with the inputs to achieve this improvement in performance.

Small input resistances may be needed for high gains. Without them, parasitic capacitances might cause positive feedback and instability.

4.3.5 SOURCE CAPACITANCE

The capacitances seen by the two inputs should be small. Large input capacitances and source resistances, together with high gain, can lead to instability.

4.3.6 CAPACITIVE LOADS

Driving large capacitive loads can cause stability problems for voltage feedback op amps. As the load capacitance increases, the feedback loop's phase margin decreases and the closed-loop bandwidth is reduced. This produces gain peaking in the frequency response, with overshoot and ringing in the step response. These zero-drift op amps have a different output impedance compared to standard linear op amps, due to their unique topology.

When driving a capacitive load with these op amps, a Series Resistor at the output ($R_{\rm ISO}$ in Figure 4-9) improves the feedback loop's phase margin (stability) by making the output load resistive at higher frequencies. The bandwidth will be generally lower than the bandwidth with no capacitive load.

Figure 4-8 gives recommended $R_{\rm ISO}$ values for different capacitive loads and gains. The x-axis is the Load Capacitance ($C_{\rm L}$). The y-axis is the Resistance ($R_{\rm ISO}$).

 G_N is the circuit's Noise Gain. For noninverting gains, G_N and the Signal Gain are equal. For inverting gains, G_N is 1+|Signal Gain| (e.g., -1 V/V gives G_N = +2 V/V).




FIGURE 4-8: Recommended R_{ISO} Values for Capacitive Loads.

After selecting $R_{\rm ISO}$ for your circuit, double check the resulting frequency response peaking and step response overshoot. Modify the $R_{\rm ISO}$ value until the response is reasonable. Bench evaluation is helpful.

4.3.7 STABILIZING OUTPUT LOADS

This family of zero-drift op amps has an output impedance (Figure 2-28 and Figure 2-29) that has a double zero when the gain is low. This can cause a large phase shift in feedback networks that have low-impedance near the part's crossover frequency. This phase shift can cause stability problems.

Figure 4-9 shows that the load on the output is $(R_L + R_{ISO})||(R_F + R_G)$, where R_{ISO} is before the load. This load needs to be large enough to maintain stability; it is recommended to design for a total load of 10 $k\Omega$, or higher.




FIGURE 4-9: Output Resistor, R_{ISO}, Stabilizes Capacitive Loads.

4.3.8 GAIN PEAKING

Figure 4-10 shows an op amp circuit that represents noninverting amplifiers (V_M is a DC voltage and V_P is the input) or inverting amplifiers (V_P is a DC voltage and V_M is the input). The C_N and C_G capacitances represent the total capacitance at the input pins; they include the op amp's Common-Mode Input Capacitance (C_{CM}), board parasitic capacitance and any capacitor placed in parallel. The C_{FP} capacitance represents the parasitic capacitance coupling between the output and the noninverting input pins.




FIGURE 4-10: Amplifier with Parasitic Capacitance.

 C_G acts in parallel with R_G (except for a gain of +1 V/V), which causes an increase in gain at high frequencies. C_G also reduces the phase margin of the feedback loop, which becomes less stable. This effect can be reduced by either reducing C_G or $R_F||R_G$.

 C_N and R_N form a low-pass filter that affects the signal at V_P . This filter has a single real pole at $1/(2\pi R_N C_N)$.

The largest value of R_F that should be used depends on the noise gain (see G_N in **Section 4.3.6** "Capacitive Loads"), C_G and the open-loop gain's phase shift. An approximate limit for R_F is shown in Equation 4-4.

EQUATION 4-4:

$$R_F \leq 10 \, k\Omega \times \frac{3.5 \, pF}{C_G} \times G_N^2$$

Some applications may modify these values to reduce either output loading or gain peaking (step response overshoot).

At high gains, R_N needs to be small in order to prevent positive feedback and oscillations. Large C_N values can also help.

4.3.9 REDUCING UNDESIRED NOISE AND SIGNALS

Reduce undesired noise and signals with:

- · Low Bandwidth Signal Filters:
 - Minimize random analog noise
 - Reduce interfering signals
- · Good PCB Layout Techniques:
 - Minimize crosstalk
 - Minimize parasitic capacitances and inductances that interact with fast switching edges
- · Good Power Supply Design:
 - Isolation from other parts
 - Filtering of interference on supply line(s)

4.3.10 SUPPLY BYPASSING AND FILTERING

With this operational amplifier, the power supply pins (only V_{DD} for single supply) should have a low-ESR ceramic bypass capacitor (i.e., 0.01 μ F to 0.1 μ F) within 2 mm of the pins for good high-frequency decoupling.

It is recommended to place a bulk capacitor (i.e., 1 μ F or larger) within 100 mm of the device to provide large, slow currents. This bulk capacitor can be shared with other low-noise analog parts.

In some cases, high-frequency power supply noise (e.g., Switched-Mode Power Supplies) may cause undue intermodulation distortion with a DC offset shift; this noise needs to be filtered. Adding a small resistor or ferrite bead into the supply connection can be helpful.

4.3.11 PCB DESIGN FOR DC PRECISION

In order to achieve DC precision on the order of $\pm 1~\mu V$, many physical errors need to be minimized. The design of the Printed Circuit Board (PCB), the wiring and the thermal environment have a strong impact on the precision achieved. A poor PCB design can easily be more than 100 times worse than the MCP6V51/2/4 op amps' specifications.

4.3.11.1 PCB Layout

Any time two dissimilar metals are joined together, a temperature-dependent voltage appears across the junction (the Seebeck or thermojunction effect). This effect is used in thermocouples to measure temperature. The following are examples of thermojunctions on a PCB:

- Components (resistors, op amps, ...) soldered to a copper pad
- · Wires mechanically attached to the PCB
- · Jumpers
- · Solder joints
- · PCB vias

Typical thermojunctions have temperature-to-voltage conversion coefficients of 1 to 100 μ V/°C (sometimes higher).

Microchip's Application Note – AN1258, "Op Amp Precision Design: PCB Layout Techniques" (DS01258) contains in-depth information on PCB layout techniques that minimize thermojunction effects. It also discusses other effects, such as crosstalk, impedances, mechanical stresses and humidity.

4.3.11.2 Crosstalk

DC crosstalk causes offsets that appear as a larger input offset voltage. Common causes include:

- Common-Mode noise (remote sensors)
- · Ground loops (current return paths)
- · Power supply coupling

Interference from the mains (usually 50 Hz or 60 Hz) and other AC sources can also affect the DC performance. Nonlinear distortion can convert these signals to multiple tones, including a DC shift in voltage. When the signal is sampled by an ADC, these AC signals can also be aliased to DC, causing an apparent shift in offset.

To reduce interference:

- · Keep traces and wires as short as possible
- · Use shielding
- · Use ground plane (at least a star ground)
- · Place the input signal source near the DUT
- · Use good PCB layout techniques
- Use a separate power supply filter (bypass capacitors) for these zero-drift op amps

4.3.11.3 Miscellaneous Effects

Keep the resistances seen by the input pins as small, and as near to equal as possible, to minimize bias current related offsets.

Make the (trace) capacitances seen by the input pins small and equal. This is helpful in minimizing switching glitch induced offset voltages.

Bending a coax cable with a radius that is too small causes a small voltage drop to appear on the center conductor (the triboelectric effect). Make sure the bending radius is large enough to keep the conductors and insulation in full contact.

Mechanical stresses can make some capacitor types (such as some ceramics) to output small voltages. Use more appropriate capacitor types in the signal path and minimize mechanical stresses and vibration.

Humidity can cause electrochemical potential voltages to appear in a circuit. Proper PCB cleaning helps, as does the use of encapsulants.

4.4 Typical Applications

4.4.1 LOW-SIDE CURRENT SENSE

The Common-Mode input range of the MCP6V51/2/4 typically extends to 0.3V below ground (V $_{SS}$), which makes this amplifier a good choice for low-side current sense application, especially where operation on higher supply voltages is required. One such example is shown in Figure 4-11. Here, the Load Current (I $_{L}$) ranges from 0A to 1.5A, which results in a voltage drop across the shunt resistor of 0 to 75 mV. The gain on the MCP6V51/2/4 is set to 201 V/V, which gives an output voltage range of about 0V to +15V.




FIGURE 4-11: Low-Side Current Sense for 1.5A Maximum Load Current.

This circuit example can be adapted to a wide range of similar applications:

- For V_{DD} voltages from 4.5V up to 45V
- Adjusting the shunt resistor and/or gain for higher or lower load currents.

Because the MCP6V51/2/4 has a very low offset drift and virtually no 1/f noise, very small shunt resistor values can be selected, which helps in mediating the heating and size problems that may arise in such applications.

4.4.2 WHEATSTONE BRIDGE

Many sensors are configured as Wheatstone bridges. Strain gauges and pressure sensors are two common examples. These signals can be small and the Common-Mode noise large. Amplifier designs with high differential gain are desirable.

Figure 4-12 shows how to interface to a Wheatstone bridge with a minimum of components. Because the circuit is not symmetric, the ADC input is single-ended and there is a minimum of filtering; the CMRR is good enough for moderate Common-Mode noise.




FIGURE 4-12: Simple Design.

Figure 4-13 shows a higher performance circuit for a Wheatstone bridge signal conditioning design. This example offers a symmetric, high-impedance load to the bridge with superior CMRR performance. It maintains this high CMRR by driving the signal differentially into the ADC.




FIGURE 4-13: Higher Performance Design.

4.4.3 RTD SENSOR

The ratiometric circuit in Figure 4-14 conditions a two-wire RTD for applications with a limited temperature range. U_1 acts as a difference amplifier, with a low-frequency pole. The sensor's Wiring Resistance (R_W) is corrected in firmware. Failure (open) of the RTD is detected by an out-of-range voltage.




FIGURE 4-14: RTD Sensor.

5.0 DESIGN AIDS

Microchip provides the basic design aids needed for the MCP6V51/2/4 op amp.

5.1 Microchip Advanced Part Selector (MAPS)

MAPS is a software tool that helps efficiently identify Microchip devices that fit a particular design requirement. Available at no cost from the Microchip website at www.microchip.com/maps, MAPS is an overall selection tool for Microchip's product portfolio that includes Analog, Memory, MCUs and DSCs. Using this tool, a customer can define a filter to sort features for a parametric search of devices and export side-by-side technical comparison reports. Helpful links are also provided for data sheets, purchase and sampling of Microchip parts.

5.2 Analog Demonstration and Evaluation Boards

Microchip offers a broad spectrum of Analog Demonstration and Evaluation Boards that are designed to help customers achieve faster time to market. For a complete listing of these boards and their corresponding user's guides and technical information, visit the Microchip website at www.microchip.com/analog tools.

Some boards that are especially useful are:

- MCP6V01 Thermocouple Auto-Zeroed Reference Design (P/N MCP6V01RD-TCPL)
- MCP6XXX Amplifier Evaluation Board 1 (P/N DS51667)
- MCP6XXX Amplifier Evaluation Board 2 (P/N DS51668)
- MCP6XXX Amplifier Evaluation Board 3 (P/N DS51673)
- MCP6XXX Amplifier Evaluation Board 4 (P/N DS51681)
- Active Filter Demo Board Kit (P/N DS51614)
- 8-Pin SOIC/MSOP/TSSOP/DIP Evaluation Board (P/N SOIC8EV)
- 14-Pin SOIC/TSSOP/DIP Evaluation Board (P/N SOIC14EV)


5.3 Application Notes

The following Microchip Application Notes are available on the Microchip website at www.microchip. com/appnotes and are recommended as supplemental reference resources.


- ADN003, "Select the Right Operational Amplifier for your Filtering Circuits" (DS21821)
- AN722, "Operational Amplifier Topologies and DC Specifications" (DS00722)
- AN723, "Operational Amplifier AC Specifications and Applications" (DS00723)
- AN884, "Driving Capacitive Loads With Op Amps" (DS00884)
- AN990, "Analog Sensor Conditioning Circuits An Overview" (DS00990)
- AN1177, "Op Amp Precision Design: DC Errors" (DS01177)
- AN1228, "Op Amp Precision Design: Random Noise" (DS01228)
- AN1258, "Op Amp Precision Design: PCB Layout Techniques" (DS01258)

6.0 PACKAGING INFORMATION

6.1 **Package Marking Information**







8-Lead MSOP (MCP6V51, MCP6V52)





Legend: XX...X Customer-specific information

Year code (last digit of calendar year) ΥY Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code


Pb-free JEDEC® designator for Matte Tin (Sn) (e3)


This package is Pb-free. The Pb-free JEDEC designator (@3)

can be found on the outer packaging for this package.


In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.


8-Lead SOIC (MCP6V52)






14-Lead SOIC (MCP6V54)






5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

ote: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






Microchip Technology Drawing C04-091-OT Rev H Sheet 1 of 2

5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | MILLIMETERS | | | | |
|--------------------------|-------------|----------|----------|------|--|
| Dimension I | MIN | NOM | MAX | | |
| Number of Pins | N | | 5 | | |
| Pitch | е | | 0.95 BSC | | |
| Outside lead pitch | e1 | | 1.90 BSC | | |
| Overall Height | Α | 0.90 | - | 1.45 | |
| Molded Package Thickness | A2 | 0.89 | - | 1.30 | |
| Standoff | A1 | - | - | 0.15 | |
| Overall Width | Е | | 2.80 BSC | | |
| Molded Package Width | E1 | | 1.60 BSC | | |
| Overall Length | D | | 2.90 BSC | | |
| Foot Length | L | 0.30 | - | 0.60 | |
| Footprint | L1 | 0.60 REF | | | |
| Foot Angle | θ | 0° | - | 10° | |
| Lead Thickness | С | 0.08 | - | 0.26 | |
| Lead Width | b | 0.20 | - | 0.51 | |

Notes:

- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.
- protrusions shall not exceed 0.25mm per side.


 2. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-091-OT Rev H Sheet 2 of 2 $\,$

5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | MILLIMETERS | | | |
|-------------------------|-------------|------|------|------|
| Dimension | Limits | MIN | NOM | MAX |
| Contact Pitch | E | | | |
| Contact Pad Spacing | С | | 2.80 | |
| Contact Pad Width (X5) | Х | | | 0.60 |
| Contact Pad Length (X5) | Υ | | | 1.10 |
| Distance Between Pads | G | 1.70 | | |
| Distance Between Pads | GX | 0.35 | | |
| Overall Width | Z | | | 3.90 |

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2091-OT Rev H

8-Lead Plastic Micro Small Outline Package (MS) - 3x3 mm Body [MSOP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-111-MS Rev F Sheet 1 of 2

8-Lead Plastic Micro Small Outline Package (MS) - 3x3 mm Body [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | | | | |
|--------------------------|------------------|----------|----------|------|--|
| | Dimension Limits | MIN | NOM | MAX | |
| Number of Terminals | N | | 8 | | |
| Pitch | е | | 0.65 BSC | _ | |
| Overall Height | Α | _ | _ | 1.10 | |
| Standoff | A1 | 0.00 | _ | 0.15 | |
| Molded Package Thickness | A2 | 0.75 | 0.85 | 0.95 | |
| Overall Length | D | | 3.00 BSC | | |
| Overall Width | E | | 4.90 BSC | | |
| Molded Package Width | E1 | 3.00 BSC | | | |
| Terminal Width | b | 0.22 | _ | 0.40 | |
| Terminal Thickness | С | 0.08 | _ | 0.23 | |
| Terminal Length | L | 0.40 | 0.60 | 0.80 | |
| Footprint | L1 | 0.95 REF | | | |
| Lead Bend Radius | R | 0.07 | _ | _ | |
| Lead Bend Radius | R1 | 0.07 | _ | _ | |
| Foot Angle | θ | 0° | _ | 8° | |
| Mold Draft Angle | θ1 | 5° | _ | 15° | |

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111-MS Rev F Sheet 2 of 2

8-Lead Plastic Micro Small Outline Package (MS) - 3x3 mm Body [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | MILLIMETERS | | | |
|---------------------------------|-------------|----------|------|--|
| Dimension | MIN | MIN NOM | | |
| Contact Pitch | Е | 0.65 BSC | | |
| Contact Pad Spacing | С | | 4.40 | |
| Contact Pad Width (X8) | | | 0.45 | |
| Contact Pad Length (X8) | | | 1.45 | |
| Contact Pad to Contact Pad (X4) | G1 | 2.95 | | |
| Contact Pad to Contact Pad (X6) | GX | 0.20 | | |

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2111-MS Rev F

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057-SN Rev K Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | MILLIMETERS | | | | |
|--------------------------|-------------|-------------|----------|------|--|
| Dimension | MIN | MIN NOM | | | |
| Number of Pins | N | | 8 | | |
| Pitch | е | | 1.27 BSC | | |
| Overall Height | Α | ı | - | 1.75 | |
| Molded Package Thickness | A2 | 1.25 | - | - | |
| Standoff § | A1 | 0.10 | - | 0.25 | |
| Overall Width | Е | | 6.00 BSC | | |
| Molded Package Width | E1 | 3.90 BSC | | | |
| Overall Length | D | 4.90 BSC | | | |
| Chamfer (Optional) | h | 0.25 – 0.5 | | | |
| Foot Length | L | 0.40 – 1.2 | | | |
| Footprint | L1 | 1.04 REF | | | |
| Lead Thickness | С | 0.17 | - | 0.25 | |
| Lead Width | b | 0.31 – 0.51 | | | |
| Lead Bend Radius | R | 0.07 – – | | | |
| Lead Bend Radius | R1 | 0.07 – - | | | |
| Foot Angle | θ | 0° | _ | 8° | |
| Mold Draft Angle | θ1 | 5° – 15° | | | |
| Lead Angle | θ2 | 0° – – | | | |

Notes:

Note:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev K Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | Units | | | MILLIMETERS | | | |
|-------------------------|--------|----------|---------|-------------|--|--|--|
| Dimension | Limits | MIN | MIN NOM | | | | |
| Contact Pitch | Е | 1.27 BSC | | | | | |
| Contact Pad Spacing | С | | 5.40 | | | | |
| Contact Pad Width (X8) | X1 | | | 0.60 | | | |
| Contact Pad Length (X8) | Y1 | | | 1.55 | | | |

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev K

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-065-SL Rev D Sheet 1 of 2

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | MILLIMETERS | | | | | |
|--------------------------|-------------|----------|----------|------|--|--|
| Dimension | Limits | MIN | NOM | MAX | | |
| Number of Pins | Ν | | 14 | | | |
| Pitch | е | | 1.27 BSC | | | |
| Overall Height | Α | - | - | 1.75 | | |
| Molded Package Thickness | A2 | 1.25 | - | | | |
| Standoff § | A1 | 0.10 | - | 0.25 | | |
| Overall Width | Е | 6.00 BSC | | | | |
| Molded Package Width | E1 | 3.90 BSC | | | | |
| Overall Length | D | 8.65 BSC | | | | |
| Chamfer (Optional) | h | 0.25 | - | 0.50 | | |
| Foot Length | L | 0.40 | 0.40 - | | | |
| Footprint | L1 | 1.04 REF | | | | |
| Lead Angle | Θ | 0° | - | | | |
| Foot Angle | φ | 0° | 0° - | | | |
| Lead Thickness | С | 0.10 | 0.10 - | | | |
| Lead Width | b | 0.31 | 0.31 - | | | |
| Mold Draft Angle Top | α | 5° | 5° - | | | |
| Mold Draft Angle Bottom | β | 5° | - | 15° | | |


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-065-SL Rev D Sheet 2 of 2

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | Units | N | IILLIMETER | S |
|--------------------------|--------|-----|-------------------|------|
| Dimension | Limits | MIN | NOM | MAX |
| Contact Pitch | Е | | 1.27 BSC | |
| Contact Pad Spacing | С | | 5.40 | |
| Contact Pad Width (X14) | Х | | | 0.60 |
| Contact Pad Length (X14) | Υ | | | 1.55 |

Notes:

Note:

1. Dimensioning and tolerancing per ASME Y14.5M $\,$

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2065-SL Rev D



NOTES:

APPENDIX A: REVISION HISTORY

Revision C (January 2023)

- Updated Features section.
- Updated **Electrical Specifications** section.
- Updated Packaging Information section.
- Updated Product Identification System section.

Revision B (May 2022)

• Added MCP6V52 and MCP6V54 devices.

Revision A (December 2018)

· Initial release of this document.

| M | C | P | 61 | J 5 | 1 |
|---|--------------|---|--------------|------------|---|
| | \mathbf{U} | | \mathbf{v} | | |

NOTES:

PRODUCT IDENTIFICATION SYSTEM

 $\underline{\text{To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.}\\$

| PART NO. | [X] ⁽¹⁾ | X | <u>/XX</u> | <u>XXX⁽²⁾</u> | | Exa | mples: | |
|-----------------------|--------------------|--------------------------------------|--|--------------------------|---|-----|--------------------------------|---|
| Device | Tape and Rec | el Temperature | Package | CLASS | | a) | MCP6V51T-E/OT | 5-Lead SOT-23 package, Tape and Reel |
| | Option | Range | _ | | | b) | MCP6V51-E/MS: | 8-Lead MSOP package |
| | | | | | 1 | c) | MCP6V51T-E/MS | 8-Lead MSOP package, Tape and Reel |
| Device: | MCP6 | V51: Single Op Amp | | | | d) | MCP6V52-E/MS: | 8-Lead MSOP package |
| | MCP6 | V51T: Single Op Amp (SOT-23, MSOF | | | | e) | MCP6V52T-E/MS | 8-Lead MSOP package, Tape and Reel |
| | MCP6 | V52: Dual Op Amp | | | | f) | MCP6V52-E/SN: | 8-Lead SOIC package |
| | MCP6 | V52T: Dual Op Amp (Tape and Reel | for SOIC, MSOP) | | | g) | MCP6V52T-E/SN | : 8-Lead SOIC package, Tape and Reel |
| | MCP6 | V54: Quad Op Amp | | | | h) | MCP6V54-E/SL: | 14-Lead SOIC package |
| | MCP6 | V54T: Quad Op Amp (Tape and Reel | for SOIC) | | | i) | MCP6V54T-E/SL | 14-Lead SOIC package, Tape and Reel |
| Temperature Range: | e E | = -40°C to+125°C (| (Extended) | | | | | |
| Package: | OT MS SN | = 8-Lead Plastic I 3x3 mm Body (| Small Outline Trans Micro Small Outline MSOP) Small Outline, Nari | e Package, ´ | | N | | nd Reel identifier only appears in log part number description. This |
| Class: | SL Blank | Body (SOIC) | : Small Outline, Na | | | | identifie is not Check v | r is used for ordering purposes and printed on the device package. vith your Microchip Sales Office for a availability with the Tape and |
| Ciass: | VAO | | - | GVE4 ambs) | | | • | tive parts are AEC-Q100 qualified. |
| | VAU | = Automotive (M | CP6V52 and MCP | ovo4 only) | | | Grade 1 | |
| | | | | | | | | |



NOTES:

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach. Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018-2023, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-1870-6



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/support

Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983 Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang

Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka

Tel: 81-6-6152-7160 Japan - Tokyo

Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39

Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820