

# MSKSEMI 美森科

SEMICONDUCTOR



ESD



TVS



TSS



MOV



GDT



PLED

## AOD4144-MS

---

Product specification

## Description

The AOD4144-MS uses advanced trench technology to provide excellent  $R_{DS(ON)}$ , low gate charge and operation with gate voltages as low as 4.5V.

This device is suitable for use as a Battery protection or in other Switching application.




## General Features

- $V_{DS} = 30V$   $I_D = 60A$
- $R_{DS(ON)} < 8.5m\Omega$  @  $V_{GS}=10V$

## Application

- Battery protection
- Load switch
- Uninterruptible power supply

## Reference News

PACKAGE OUTLINE	N-Channel MOSFET	Marking
 TO-252		

## Absolute Maximum Ratings (TC=25°C unless otherwise noted)

Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	30	V
$V_{GS}$	Gate-Source Voltage	$\pm 20$	V
$I_D@T_C=25^\circ C$	Continuous Drain Current, $V_{GS}$ @ 10V <sup>1</sup>	60	A
$I_D@T_C=100^\circ C$	Continuous Drain Current, $V_{GS}$ @ 10V <sup>1</sup>	40	A
$I_D@T_A=25^\circ C$	Continuous Drain Current, $V_{GS}$ @ 10V <sup>1</sup>	13.6	A
$I_D@T_A=70^\circ C$	Continuous Drain Current, $V_{GS}$ @ 10V <sup>1</sup>	11.4	A
$I_{DM}$	Pulsed Drain Current <sup>2</sup>	110	A
EAS	Single Pulse Avalanche Energy <sup>3</sup>	57.8	mJ
$I_{AS}$	Avalanche Current	34	A
$P_D@T_C=25^\circ C$	Total Power Dissipation <sup>4</sup>	41	W
$P_D@T_A=25^\circ C$	Total Power Dissipation <sup>4</sup>	2.42	W
$T_{STG}$	Storage Temperature Range	-55 to 175	°C
$T_J$	Operating Junction Temperature Range	-55 to 175	°C
$R_{\theta JA}$	Thermal Resistance Junction-ambient (Steady State) <sup>1</sup>	62	°C/W
$R_{\theta JC}$	Thermal Resistance Junction-Case <sup>1</sup>	3.6	°C/W


**Electrical Characteristics (T<sub>J</sub>=25 °C, unless otherwise noted)**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V , I <sub>D</sub> =250uA	30	---	---	V
ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	BVDSS Temperature Coefficient	Reference to 25°C , I <sub>D</sub> =1mA	---	0.027	---	V/°C
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance <sup>2</sup>	V <sub>GS</sub> =10V , I <sub>D</sub> =30A	---	7.5	8.5	mΩ
		V <sub>GS</sub> =4.5V , I <sub>D</sub> =15A	---	11	14	
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>GS</sub> =V <sub>DS</sub> , I <sub>D</sub> =250uA	1.2	1.5	2.5	V
ΔV <sub>GS(th)</sub>	V <sub>GS(th)</sub> Temperature Coefficient		---	-5.8	---	mV/°C
I <sub>DSS</sub>	Drain-Source Leakage Current	V <sub>DS</sub> =24V , V <sub>GS</sub> =0V , T <sub>J</sub> =25°C	---	---	1	uA
		V <sub>DS</sub> =24V , V <sub>GS</sub> =0V , T <sub>J</sub> =55°C	---	---	5	
I <sub>GSS</sub>	Gate-Source Leakage Current	V <sub>GS</sub> =±20V , V <sub>DS</sub> =0V	---	---	±100	nA
g <sub>fs</sub>	Forward Transconductance	V <sub>DS</sub> =5V , I <sub>D</sub> =30A	---	38	---	S
R <sub>g</sub>	Gate Resistance	V <sub>DS</sub> =0V , V <sub>GS</sub> =0V , f=1MHz	---	2.2	3.5	
Q <sub>g</sub>	Total Gate Charge (4.5V)	V <sub>DS</sub> =15V , V <sub>GS</sub> =4.5V , I <sub>D</sub> =15A	---	12.6	17.6	nC
Q <sub>gs</sub>	Gate-Source Charge		---	4.2	5.9	
Q <sub>gd</sub>	Gate-Drain Charge		---	5.1	7.1	
T <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> =15V , V <sub>GS</sub> =10V , R <sub>G</sub> =3.3 I <sub>D</sub> =15A	---	4.6	9.2	ns
T <sub>r</sub>	Rise Time		---	12.2	22	
T <sub>d(off)</sub>	Turn-Off Delay Time		---	26.6	53	
T <sub>f</sub>	Fall Time		---	8	16	
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =15V , V <sub>GS</sub> =0V , f=1MHz	---	1317	1843	pF
C <sub>oss</sub>	Output Capacitance		---	163	228	
C <sub>rss</sub>	Reverse Transfer Capacitance		---	131	183	
I <sub>S</sub>	Continuous Source Current <sup>1,5</sup>	V <sub>G</sub> =V <sub>D</sub> =0V , Force Current	---	---	55	A
I <sub>SM</sub>	Pulsed Source Current <sup>2,5</sup>		---	---	110	A
V <sub>SD</sub>	Diode Forward Voltage <sup>2</sup>	V <sub>GS</sub> =0V , I <sub>S</sub> =1A , T <sub>J</sub> =25°C	---	---	1.2	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> =30A dI/dt=100A/μs , T <sub>J</sub> =25°C	---	9.2	---	nS
Q <sub>rr</sub>	Reverse Recovery Charge		---	2	---	nC


**Note :**

- 1 .The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width ≤ 300us , duty cycle ≤ 2%
- 3.The EAS data shows Max. rating . The test condition is V<sub>DD</sub>=25V,V<sub>GS</sub>=10V,L=0.1mH,I<sub>AS</sub>=34A
- 4.The power dissipation is limited by 175°C junction temperature
- 5.The data is theoretically the same as I<sub>SD</sub> and I<sub>DM</sub> , in real applications , should be limited by total power dissipation.


## Typical Characteristics




**Fig.1 Typical Output Characteristics**




**Fig.2 On-Resistance vs. G-S Voltage**




**Fig.3 Forward Characteristics of Reverse**




**Fig.4 Gate-Charge Characteristics**




**Fig.5 Normalized  $V_{GS(th)}$  vs.  $T_J$**




**Fig.6 Normalized  $R_{DS(on)}$  vs.  $T_J$**




**Fig.7 Capacitance**




**Fig.8 Safe Operating Area**



**Fig.9 Normalized Maximum Transient Thermal Impedance**




**Fig.10 Switching Time Waveform**




**Fig.11 Unclamped Inductive Switching Waveform**

$$EAS = \frac{1}{2} L \times I_{AS}^2 \times \frac{BV_{DSS}}{B V_{SS} - V_D}$$




PACKAGE MECHANICAL DATA



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	2.200	2.400	0.087	0.094
A1	0.000	0.127	0.000	0.005
b	0.635	0.770	0.025	0.030
c	0.460	0.580	0.018	0.023
D	6.500	6.700	0.256	0.264
D1	5.100	5.460	0.201	0.215
D2	4.830 REF.		0.190 REF.	
E	6.000	6.200	0.236	0.244
e	2.186	2.386	0.086	0.094
L	9.712	10.312	0.382	0.406
L1	2.900 REF.		0.114 REF.	
L2	1.400	1.700	0.055	0.067
L3	1.600 REF.		0.063 REF.	
L4	0.600	1.000	0.024	0.039
Φ	1.100	1.300	0.043	0.051
θ	0°	8°	0°	8°
h	0.000	0.300	0.000	0.012
V	5.250 REF.		0.207 REF.	

Suggested Pad Layout



Note:  
1.Controlling dimension:in millimeters.  
2.General tolerance:± 0.05mm.  
3.The pad layout is for reference purposes only.

REELSPECIFICATION

P/N	PKG	QTY
AOD4144-MS	TO-252	2500

## Attention

■ Any and all MSKSEMI Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your MSKSEMI Semiconductor representative nearest you before using any MSKSEMI Semiconductor products described or contained herein in such applications.

■ MSKSEMI Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specification of any and all MSKSEMI Semiconductor products described or contained herein.

■ Specifications of any and all MSKSEMI Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

■ MSKSEMI Semiconductor strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.

■ In the event that any or all MSKSEMI Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

■ No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of MSKSEMI Semiconductor.

■ Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. MSKSEMI Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringement of intellectual property rights or other rights of third parties.

■ Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the MSKSEMI Semiconductor product that you intend to use.