

MSKSEMI 美森科

SEMICONDUCTOR



ESD



TVS



TSS



MOV



GDT



PLED

MS60N03

Product specification

ProductSummary

- V_{DS} 30V
- I_D 60A
- $R_{DS(ON)}$ (at $V_{GS}=10V$) $<9.0m\Omega$
- $R_{DS(ON)}$ (at $V_{GS}=4.5V$) $<11.0m\Omega$
- 100% UIS Tested
- 100% ∇V_{DS} Tested




General Features

- Trench Power LV MOSFET technology
- Excellent package for heat dissipation
- High density cell design for low $R_{DS(ON)}$

Application

- High current load applications
- Load switching
- Hard switched and high frequency circuits
- Uninterruptible power supply

Reference News

PACKAGE OUTLINE	N-Channel MOSFET	Marking
 TO-252		

Absolute Maximum Ratings ($T_A=25^{\circ}C$ unless otherwise noted)

Parameter		Symbol	Limit	Unit
Drain-source Voltage		V_{DS}	30	V
Gate-source Voltage		V_{GS}	± 20	V
Drain Current	$T_C=25^{\circ}C$	I_D	60	A
	$T_C=100^{\circ}C$		35	
Pulsed Drain Current ^A		I_{DM}	150	A
Total Power Dissipation	$T_C=25^{\circ}C$	P_D	34	W
	$T_C=100^{\circ}C$		17	W
Single Pulse Avalanche Energy ^B		E_{AS}	80	mJ
Thermal Resistance Junction-to-Case ^C		$R_{\theta JC}$	4.4	$^{\circ}C/W$
Junction and Storage Temperature Range		T_J, T_{STG}	$-55 \sim +175$	$^{\circ}C$

Electrical Characteristics (T_J=25°C unless otherwise noted)

Parameter	Symbol	Conditions		Min	Typ	Max	Units
Static Parameter							
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0V, I _D =250μA		30			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =30V, V _{GS} =0V	T _J =25℃			1	μA
			T _J =55℃			5	
Gate-Body Leakage Current	I _{GSS}	V _{GS} = ±20V, V _{DS} =0V				±100	nA
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D =250μA		1.0	1.5	2.5	V
Static Drain-Source On-Resistance	R _{DS(ON)}	V _{GS} = 10V, I _D =15A			6.5	9.0	mΩ
		V _{GS} = 4.5V, I _D =15A			8.6	11.0	
Diode Forward Voltage	V _{SD}	I _S =15A, V _{GS} =0V			0.85	1.2	V
Maximum Body-Diode Continuous Current	I _S					50	A
Dynamic Parameters							
Input Capacitance	C _{iss}	V _{DS} =15V, V _{GS} =0V, f=1MHZ			920		pF
Output Capacitance	C _{oss}				198		
Reverse Transfer Capacitance	C _{rss}				114		
Switching Parameters							
Total Gate Charge	Q _g	V _{GS} =10V, V _{DS} =15V, I _D =50A			28		nC
Gate-Source Charge	Q _{gs}				7		
Gate-Drain Charge	Q _{gd}				5		
Reverse Recovery Charge	Q _{rr}	I _F =20A, di/dt=100A/us			25		
Reverse Recovery Time	t _{rr}				26		
Turn-on Delay Time	t _{D(on)}	V _{GS} =10V, V _{DD} =20V, I _D =2A, R _L =1Ω R _{GEN} =3Ω			8		ns
Turn-on Rise Time	t _r				15		
Turn-off Delay Time	t _{D(off)}				27		
Turn-off fall Time	t _f				7		

1. Pulse Test: Pulse Width≤300us, Duty cycle ≤2%.

2. T_J=25°C, V_{DD}=20V, V_G=10V, L=0.5mH, R_g=25 Ω

3. R_{θJA} is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{θJC} is guaranteed by design, while R_{θJA} is determined by the board design. The maximum rating presented here is based on mounting on a 1 in 2 pad of 2oz copper.

Typical Performance Characteristics




Figure1. Output Characteristics




Figure2. Transfer Characteristics




Figure3. Capacitance Characteristics




Figure4. Gate Charge




Figure5. Drain-Source on Resistance




Figure6. Drain-Source on Resistance




Figure7. Safe Operation Area






Figure8. Switching wave

PACKAGE MECHANICAL DATA



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	2.200	2.400	0.087	0.094
A1	0.000	0.127	0.000	0.005
b	0.635	0.770	0.025	0.030
c	0.460	0.580	0.018	0.023
D	6.500	6.700	0.256	0.264
D1	5.100	5.460	0.201	0.215
D2	4.830 REF.		0.190 REF.	
E	6.000	6.200	0.236	0.244
e	2.186	2.386	0.086	0.094
L	9.712	10.312	0.382	0.406
L1	2.900 REF.		0.114 REF.	
L2	1.400	1.700	0.055	0.067
L3	1.600 REF.		0.063 REF.	
L4	0.600	1.000	0.024	0.039
Φ	1.100	1.300	0.043	0.051
θ	0°	8°	0°	8°
h	0.000	0.300	0.000	0.012
V	5.250 REF.		0.207 REF.	

Suggested Pad Layout



Note:

1. Controlling dimension: in millimeters.
2. General tolerance: $\pm 0.05\text{mm}$.
3. The pad layout is for reference purposes only.

REEL SPECIFICATION

P/N	PKG	QTY
MS60N03	TO-252	2500

Attention

■ Any and all MSKSEMI Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your MSKSEMI Semiconductor representative nearest you before using any MSKSEMI Semiconductor products described or contained herein in such applications.

■ MSKSEMI Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specification of any and all MSKSEMI Semiconductor products described or contained herein.

■ Specifications of any and all MSKSEMI Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

■ MSKSEMI Semiconductor strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.

■ In the event that any or all MSKSEMI Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

■ No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of MSKSEMI Semiconductor.

■ Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. MSKSEMI Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringement of intellectual property rights or other rights of third parties.

■ Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the MSKSEMI Semiconductor product that you intend to use.