

MSKSEMI 美森科

SEMICONDUCTOR



ESD



TVS



TSS



MOV



GDT



PLED

4953

Product specification

Description

These Dual P-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications

BVDSS	RDS(ON)	ID
-30V	40mΩ	-5.5A



Features

- -30V, -5.5A, RDS(ON) = 40mΩ@VGS = -10V
- Fast switching
- Green Device Available
- Suit for -4.5V Gate Drive Applications

Applications

- Notebook
- Load Switch
- Battery Protection
- Hand-held Instruments

Reference News

PACKAGE OUTLINE	P-Channel and P-Channel	Marking
 SOP-8		

Absolute Maximum Ratings (TA=25°C unless otherwise noted)

Symbol	Parameter	Rating	Units
VDS	Drain-Source Voltage	-30	V
VGS	Gate-Source Voltage	±20	V
ID	Drain Current - Continuous (TC=25°C)	-5.5	A
	Drain Current - Continuous (TC=100°C)	-3.48	A
IDM	Drain Current - Pulsed ¹	-22	A
PD	Power Dissipation (TC=25°C)	2.1	W
	Power Dissipation - Derate above 25°C	0.017	W/°C
TSTG	Storage Temperature Range	-55 to 150	°C
TJ	Operating Junction Temperature Range	-55 to 150	°C

Thermal Characteristics

Symbol	Parameter	Typ.	Max.	Unit
RθJA	Thermal Resistance Junction to ambient	---	60	°C/W

Electrical Characteristics (T_J=25 °C , unless otherwise noted)

Off Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V , I _D =-250uA	-30	---	---	V
ΔBV _{DSS} /ΔT _J	BV _{DSS} Temperature Coefficient	Reference to 25°C , I _D =-1mA	---	-0.03	---	V/°C
I _{DSS}	Drain-Source Leakage Current	V _{DS} =-30V , V _{GS} =0V , T _J =25°C	---	---	-1	uA
		V _{DS} =-24V , V _{GS} =0V , T _J =125°C	---	---	-10	uA
I _{GSS}	Gate-Source Leakage Current	V _{GS} = ±20V , V _{DS} =0V	---	---	±100	nA

On Characteristics

R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =-10V , I _D =-3A	---	40	55	mΩ
		V _{GS} =-4.5V , I _D =-2A	---	60	80	mΩ
V _{GS(th)}	Gate Threshold Voltage	V _{GS} =V _{DS} , I _D =-250uA	-1.0	-1.6	-2.5	V
ΔV _{GS(th)}	V _{GS(th)} Temperature Coefficient		---	4	---	mV/°C
g _{fs}	Forward Transconductance	V _{DS} =-10V , I _D =-3A	---	3.5	---	S

Dynamic and switching Characteristics

Q _g	Total Gate Charge ^{2, 3}	V _{DS} =-15V , V _{GS} =-4.5V , I _D =-3A	---	5.1	---	nC
Q _{gs}	Gate-Source Charge ^{2, 3}		---	2	---	
Q _{gd}	Gate-Drain Charge ^{2, 3}		---	2.2	---	
T _{d(on)}	Turn-On Delay Time ^{2, 3}	V _{DD} =-15V , V _{GS} =-10V , R _G =6Ω I _D =-1A	---	3.4	---	ns
T _r	Rise Time ^{2, 3}		---	10.8	---	
T _{d(off)}	Turn-Off Delay Time ^{2, 3}		---	26.9	---	
T _f	Fall Time ^{2, 3}		---	6.9	---	
C _{iss}	Input Capacitance	V _{DS} =-15V , V _{GS} =0V , F=1MHz	---	560	---	pF
C _{oss}	Output Capacitance		---	55	---	
C _{rss}	Reverse Transfer Capacitance		---	40	---	

Drain-Source Diode Characteristics and Maximum Ratings

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I _S	Continuous Source Current	V _G =V _D =0V , Force Current	---	---	-5.5	A
I _{SM}	Pulsed Source Current		---	---	-11	A
V _{SD}	Diode Forward Voltage	V _{GS} =0V , I _S =-1A , T _J =25°C	---	---	-1.2	V

Note :

- 1.Repetitive Rating : Pulsed width limited by maximum junction temperature.
- 2.V_{DD}=25V,V_{GS}=10V,L=0.1mH,I_{AS}=11A.,R_G=25Ω,Starting T_J=25°C.
- 3.The data tested by pulsed , pulse width ≤ 300us , duty cycle ≤ 2%.
- 4.Essentially independent of operating temperature.




Fig.1 Continuous Drain Current vs. T_c




Fig.2 Normalized $R_{DS(on)}$ vs. T_j




Fig.3 Normalized V_{th} vs. T_j




Fig.4 Gate Charge Waveform




Fig.5 Normalized Transient Impedance




Fig.6 Maximum Safe Operation Area




Fig.7 Switching Time Waveform






Fig.8 Gate Charge Waveform

PACKAGE MECHANICAL DATA



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.007	0.010
D	4.800	5.000	0.189	0.197
e	1.270 (BSC)		0.050 (BSC)	
E	5.800	6.200	0.228	0.244
E1	3.800	4.000	0.150	0.157
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°

Suggested Pad Layout



- Note:
- 1. Controlling dimension: in millimeters.
 - 2. General tolerance: $\pm 0.05\text{mm}$.
 - 3. The pad layout is for reference purposes only.

REEL SPECIFICATION

P/N	PKG	QTY
4953	SOP-8	3000

Attention

■ Any and all MSKSEMI Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your MSKSEMI Semiconductor representative nearest you before using any MSKSEMI Semiconductor products described or contained herein in such applications.

■ MSKSEMI Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specification of any and all MSKSEMI Semiconductor products described or contained herein.

■ Specifications of any and all MSKSEMI Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

■ MSKSEMI Semiconductor strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.

■ In the event that any or all MSKSEMI Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

■ No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of MSKSEMI Semiconductor.

■ Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. MSKSEMI Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringement of intellectual property rights or other rights of third parties.

■ Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the MSKSEMI Semiconductor product that you intend to use.