MSKSEMI 美森科













ESD

TVS

TSS

MOV

GDT

PLED

SI2305CI-MS
Product specification





Description

The SI2305CI-MS uses advanced trench technology to provide excellent RDS(ON), low gate charge and operation with gate voltages as low as 1.8V. This device is suitable for use as a Battery protection or in other Switching application.

General Features

- V_{DS} = -20V,I_D = -5A
- RDS(ON) $< 45 \text{m}\Omega$ @ VGS=4.5V

Application

- High power and current handing capability
- Lead free product is acquired
- Surface mount package
- PWM applications
- Load switch
- Power management

Reference News

PACKAGE OUTLINE	P-Channel MOSFET	Marking
SOT-23	G S	A5SHB

Absolute Maximum Ratings (T_A=25℃unless otherwise noted)

Symbol	Parameter	Limit	Unit	
V _{DS}	Drain-Source Voltage	-20	V	
V _{GS}	Gate-Source Voltage	±12	V	
Ь	Drain Current-Continuous	-5	А	
Юм	Drain Current-Pulsed (Note 1)	-14	А	
P₀	Maximum Power Dissipation	1.31	W	
T _J ,T _{STG}	Operating Junction and Storage Temperature Range	-55 To 150	${\mathbb C}$	
Reja	Thermal Resistance,Junction-to-Ambient (Note 2)	120	°C/W	



Electrical Characteristics (TA=25°Cunless otherwise noted)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V , I _D =-250uA	-20			V	
△BV _{DSS} /△T _J	BV _{DSS} Temperature Coefficient	Reference to 25℃, I _D =-1mA		-0.014		V/°C	
		V _{GS} =-4.5V , I _D =-4.9A		35	45		
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =-2.5V , I _D =-3.4A		45	60	mΩ	
		V _{GS} =-1.8V , I _D =-2A		65	85		
V _{GS(th)}	Gate Threshold Voltage	\/ -\/ - 050A	-0.4		-1.0	V	
$\triangle V_{GS(th)}$	V _{GS(th)} Temperature Coefficient	$V_{GS}=V_{DS}$, I_D =-250uA		3.95		mV/℃	
	Drain Source Leakage Current	V _{DS} =-16V , V _{GS} =0V , T _J =25℃			-1		
IDSS	Drain-Source Leakage Current	V _{DS} =-16V , V _{GS} =0V , T _J =55℃			-5	uA	
Igss	Gate-Source Leakage Current	V _{GS} =±12V , V _{DS} =0V			±100	nA	
gfs	Forward Transconductance	V_{DS} =-5V , I_{D} =-3A		12.8		S	
Qg	Total Gate Charge (-4.5V)			10.2	14.3		
Qgs	Gate-Source Charge	V _{DS} =-15V , V _{GS} =-4.5V , I _D =-3A		1.89	2.6	nC	
Q_{gd}	Gate-Drain Charge			3.1	4.3		
T _{d(on)}	Turn-On Delay Time			5.6	11.2		
Tr	Rise Time	V _{DD} =-10V , V _{GS} =-4.5V		40.8	73		
T _{d(off)}	Turn-Off Delay Time	, R _G =3.3Ω, I _D =-3A		33.6	67	ns	
Tf	Fall Time			18	36		
Ciss	Input Capacitance			857	1200		
Coss	Output Capacitance	V _{DS} =-15V , V _{GS} =0V , f=1MHz		114	160	pF	
Crss	Reverse Transfer Capacitance			108	151		

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
ls	Continuous Source Current ^{1,4}	V _G =V _D =0V,Force Current			-4.9	Α
I _{SM}	Pulsed Source Current ^{2,4}	VG-VD-UV, Force Current			-14	Α
VsD	Diode Forward Voltage ²	V _{GS} =0V , I _S =-1A , T _J =25℃			-1	V
t _{rr}	Reverse Recovery Time	IF=-3A ,di/dt=100A/µs		21.8		nS
Qrr	Reverse Recovery Charge	, TJ=25℃		6.9		nC

Note:

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2. The data tested by pulsed , pulse width ≤ 300 us , duty cycle $\leq 2\%$
- 3.The power dissipation is limited by 150°C junction temperature
- 4. The data is theoretically the same as I_D and I_{DM} , in real applications, should be limited by total power dissipation.



Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.3 Forward Characteristics of Reverse




Fig.5 Normalized V_{GS(th)} vs. T_J




Fig.2 On-Resistance vs. G-S Voltage




Fig.4 Gate-charge Characteristics





Fig.6 Normalized R_{DSON} vs. T_J








Fig.7 Capacitance

Fig.8 Safe Operating Area





Fig.9 Normalized Maximum Transient Thermal Impedance











Fig.11 Gate Charge Waveform



PACKAGE MECHANICAL DATA








Symbol	Dimensions In Millimeters		Dimension	sions In Inches	
Зупьог	Min	Max	Min	Max	
Α	0.900	1.150	0.035	0.045	
A1	0.000	0.100	0.000	0.004	
A2	0.900	1.050	0.035	0.041	
b	0.300	0.500	0.012	0.020	
С	0.080	0.150	0.003	0.006	
D	2.800	3.000	0.110	0.118	
Е	1.200	1.400	0.047	0.055	
E1	2.250	2.550	0.089	0.100	
е	0.950	0.950 TYP		7 TYP	
e1	1.800	2.000	0.071	0.079	
L	0.550 REF		0.022	2 REF	
L1	0.300	0.500	0.012	0.020	
θ	0°	8°	0°	8°	

Suggested Pad Layout



Note:

- 1. Controlling dimension: in millimeters.
- 2.General tolerance:± 0.05mm.
 3.The pad layout is for reference purposes only.

REELSPECIFICATION

P/N	PKG	QTY
SI2305CI-MS	SOT-23	3000



Attention

- Any and all MSKSEMI Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your MSKSEMI Semiconductor representative nearest you before using any MSKSEMI Semiconductor products described or contained herein in such applications.
- MSKSEMI Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all MSKSEMI Semiconductor products described or contained herein.
- Specifications of any and all MSKSEMI Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer'sproducts or equipment.
- MSKSEMI Semiconductor. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with someprobability. It is possiblethat these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits anderror prevention circuitsfor safedesign, redundant design, and structural design.
- In the event that any or all MSKSEMI Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from theauthorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of MSKSEMI Semiconductor.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. MSKSEMI Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. Whendesigning equipment, referto the "Delivery Specification" for the MSKSEMI Semiconductor productthat you intend to use.