MSKSEMI 美森科













ESD

TV

TSS

MOV

GDT

PLED

SI2305CDS

Product specification





Description

These P-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications.

BVDSS	RDSON	ID
-12V	25mΩ	-5.5A

Features

- $-20V, -5.5A, RDS(ON) = 25m\Omega@VGS = -4.5V$
- Improved dv/dt capability
- Fast switching
- Green Device Available

Applications

- Notebook
- Load Switch
- Battery Protection
- Hand-held Instruments

Reference News

PACKAGE OUTLINE	P-Channel MOSFET	Marking
SOT-23	G	N5***

Absolute Maximum Ratings (TA=25°Cunless otherwise noted)

Symbol	Parameter	Rating	Units
V _{DS}	Drain-Source Voltage	-12	V
Vgs	Gate-Source Voltage	±12	V
	Drain Current – Continuous (Tc=25°C)	-5.5	А
lD	Drain Current – Continuous (T _C = 100°C)	-3.5	А
I _{DM}	Drain Current – Pulsed1	-21.2	А
Б	Power Dissipation (T _C =25°C)	1.56	W
P _D	Power Dissipation – Derate above 25°C	0.012	W/°C
T _{STG}	Storage Temperature Range	-55 to 150	°C
TJ	Operating Junction Temperature Range	-55 to 150	°C

Thermal Characteristics

Symbol	Parameter	Тур.	Max.	Unit
ReJA	Thermal Resistance Junction to ambient		80	°C/W



Off Characteristics

Symbol	Parameter	Conditions		Тур.	Max.	Unit
BV _{DSS}	Drain-Source Breakdown Voltage	Drain-Source Breakdown Voltage V _{GS} =0V , I _D =-250uA				V
△BV _{DSS} /△T _J	BV _{DSS} Temperature Coefficient	Reference to 25℃ , I _D =-1mA		-0.02		V/℃
I _{DSS}	Drain-Source Leakage Current	V _{DS} =-20V , V _{GS} =0V , T _J =25℃			-1	uA
IDSS	Drain-Gource Leakage Guirent	V _{DS} =-16V , V _{GS} =0V , T _J =125℃			-10	uA
I _{GSS}	Gate-Source Leakage Current	V _{GS} =±12V , V _{DS} =0V			±100	nA

On Characteristics

		V _{GS} =-4.5V , I _D =-4A		25	35	mΩ
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =-2.5V , I _D =-3A		35	50	11152
V _{GS(th)}	Gate Threshold Voltage	$V_{GS}=V_{DS}$, I_{D} =-250uA	-0.3	-0.6	-1	V
$\triangle V_{GS(th)}$	V _{GS(th)} Temperature Coefficient	VGS-VDS , ID2500A		2		mV/°C
gfs	Forward Transconductance	V _{DS} =-12V , I _S =-3A		8.4		S

Dynamic and switching Characteristics

Qg	Total Gate Charge ² , ³			16.1	
Qgs	Gate-Source Charge ² , ³	V _{DS} =-10V , V _{GS} =-4.5V , I _D =-4A		1.8	 nC
Qgd	Gate-Drain Charge ² , ³			3.8	
T _{d(on)}	Turn-On Delay Time ^{2, 3}			8.2	
Tr	Rise Time ² , ³	V _{DD} =-10V , V _{GS} =-4.5V ,		30	 5 0
$T_{d(off)}$	Turn-Off Delay Time ² , ³	$R_G=25\Omega$ $I_D=-1A$		71.1	 nS
T _f	Fall Time ² , ³			19.8	
C _{iss}	Input Capacitance			1440	
Coss	Output Capacitance	V _{DS} =-15V , V _{GS} =0V , F=1MHz		155	 pF
C _{rss}	Reverse Transfer Capacitance			115	

Drain-Source Diode Characteristics and Maximum Ratings

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
ls	Continuous Source Current	V _G =V _D =0V , Force Current			-5.5	Α
I _{SM}	Pulsed Source Current	VG-VD-0V , I OICE Cullent			-21.2	Α
VsD	Diode Forward Voltage	V _{GS} =0V , I _S =-1A , T _J =25°C			-1.2	V

Note

- 1. Repetitive Rating : Pulsed width limited by maximum junction temperature.
- 2. The data tested by pulsed , pulse width $\leqq 300 us$, duty cycle $\, \leqq \, 2\%.$
- ${\it 3. Essentially independent of operating temperature.}\\$






Fig.1 Continuous Drain Current vs. Tc




Fig.3 Normalized V_{th} vs. T_J




Fig.5 Normalized Transient Impedance




Fig.2 Normalized RDSON vs. TJ




Fig.4 Gate Charge Waveform







Fig.6 Maximum Safe Operation Area



PACKAGE MECHANICAL DATA








Symbol	Dimensions	In Millimeters	Dimension	s In Inches
Зуньон	Min	Max	Min	Max
Α	0.900	1.150	0.035	0.045
A1	0.000	0.100	0.000	0.004
A2	0.900	1.050	0.035	0.041
b	0.300	0.500	0.012	0.020
С	0.080	0.150	0.003	0.006
D	2.800	3.000	0.110	0.118
Е	1.200	1.400	0.047	0.055
E1	2.250	2.550	0.089	0.100
е	0.950 TYP		0.037 TYP	
e1	1.800	2.000	0.071	0.079
L	0.550) REF	0.022 REF	
L1	0.300	0.500	0.012	0.020
θ	0°	8°	0°	8°

Suggested Pad Layout



- 1. Controlling dimension: in millimeters.
- 2.General tolerance:± 0.05mm.
 3.The pad layout is for reference purposes only.

REELSPECIFICATION

P/N	PKG	QTY
SI2305CDS	SOT-23	3000



Attention

- Any and all MSKSEMI Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your MSKSEMI Semiconductor representative nearest you before using any MSKSEMI Semiconductor products described or contained herein in such applications.
- MSKSEMI Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all MSKSEMI Semiconductor products described or contained herein.
- Specifications of any and all MSKSEMI Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer'sproducts or equipment.
- MSKSEMI Semiconductor. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with someprobability. It is possiblethat these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents—or events cannot occur. Such measures include but are not limited to protective circuits anderror prevention circuitsfor safedesign, redundant design, and structural design.
- In the event that any or all MSKSEMI Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from theauthorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of MSKSEMI Semiconductor.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. MSKSEMI Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. Whendesigning equipment, refer to the "Delivery Specification" for the MSKSEMI Semiconductor productthat you intend to use.