JK-SMD1210-010 PPTC DEVICES


Part Number: Q/JKTD-60-010





Page No: 1 OF 3





Terminal pad materials: Tin-Plated Nickle-copper

Terminal pad solderability : Meets EIA specification

 $RS\ 186\mbox{-}9E$ and $ANSI/J\mbox{-}STD\mbox{-}002$ Category 3.

Marking: JN=1210(010)

Table1 :DIMENTION(Unit : mm)

Model	Marking	A		В		C		D
lviodei	Marking	Min.	Max.	Min.	Max.	Min.	Max	Min.
JK-SMD1210-010	JN	3.00	3.43	2.35	2.80	0.60	1.25	0.25

Table2:PERFORMANCE RATINGS:

Madal	V_{max}	I _{max}	I _{hold}	I _{trip}	P _d	Maxim Time To]	Resistanc	e
Model	(Vdc)	(A)	@25°C	@25℃ (A)	Typ (W)	Current	Time	Rimin	Ri _{typ}	R1 _{max}
			(A)	(A)	(**)	(A)	(Sec)	(Ω)	(Ω)	(Ω)
JK-SMD1210-010	60.0	100	0.10	0.30	0.6	0.5	0.60	0.800	5.000	15.00

Table3:Test Conditons and Standards

Item	Test Conditon	Standard		
Initial Resistance	25℃	$0.800{\sim}15.000\Omega$		
I_{H}	25℃, 0.10A, 60min	No Trip		
Ttrip	25℃, 0.5A	≤0.60s		
Trip endurance	60V, 100A, 60min	No arcing or burning		

Operating Temperature: -40°C TO 85°C

Packaging: Bulk, 4000pcs per bag

JK-SMD1210-010 PPTC DEVICES

Part Number: Q/JKTD-60-010




Edition: A0

Page No: 2 OF 3



Solder reflow conditions



Profile Feature	Pb-Free Assembly 3°C/second max.				
Average ramp up rate (Ts _{MAX} to Tp)					
Preheat					
• Temperature min. (Ts _{MIN})	150°C				
 Temperature max. (Ts_{MAX}) 	200°C				
 Time (ts_{MIN} to ts_{MAX}) 	60-120 seconds				
Time maintained above:					
• Temperature (T _L)	217°C				
• Time (t _L)	60-150 seconds				
Peak/Classification temperature (Tp)	260°C				
Time within 5°C of actual peak temperat	ure				
Time (tp)	30 seconds max.				
Ramp down rate	3°C/second max.				
Time 25°C to peak temperature	8 minutes max.				

Note: All temperatures refer to topside of the package, measured on the package body surface.

- Recommended reflow methods: IR, vapor phase oven, hot air oven, N2 environment for lead-free.
- Devices are not designed to be wave soldered to the bottom side of the board.
- Recommended maximum paste thickness is 0.25mm (0.010inch).
- Devices can be cleaned using standard industry methods and solvents.
- Soldering temprature profile meets RoHs leadfree process.

Notes: If reflow temperatures exceed the recommended profile, devices may not meet the performance requirements

JK-SMD1210-010 PPTC DEVICES

Part Number: Q/JKTD-60-010






Edition: A0

Page No: 3 OF 3

Recommended pad layout (mm)



WARNING

- · Use PPTC beyond the maximum ratings or improper use may result in device damage and possible electrical arcing and flame.
- · PPTC are intended for protection against occasional over current or over temperature fault conditions and should not be used when repeated fault conditions or prolonged trip events are anticipated.
- · Device performance can be impacted negatively if devices are handled in a manner inconsistent with recommended electronic, thermal, and mechanical procedures for electronic components.
- · Use PPTC with a large inductance in circuit will generate a circuit voltage (L di/dt) above the rated voltage of the PPTC.
- · Avoid impact PPTC device its thermal expansion like placed under pressure or installed in limited space.
- · Contamination of the PPTC material with certain silicon based oils or some aggressive solvents can adversely impact the performance of the devices.PPTC SMD can be cleaned by standard methods.
- · Requests that customers comply with our recommended solder pad layouts and recommended reflow profile. Improper board layouts or reflow profilecould negatively impact solderability performance of our devices.