

JK-nSMD110-16 PPTC DEVICES


Part Number: Q/JKTD-16-110

Edition: A0

Page No: 1 OF 3



金瑞电子材料
Jinrui Electronic material



Terminal pad materials :Tin-Plated Nickle-copper

Terminal pad solderability : Meets EIA specification
RS 186-9E and ANSI/J-STD-002 Category 3.

Marking : JH=1206(110)

Table1 :DIMENTION(Unit : mm)

Model	Marking	A		B		C		D	E
		Min.	Max.	Min.	Max.	Min.	Max	Min.	Min.
JK-nSMD110-16	JH	3.00	3.50	1.50	1.80	0.40	1.30	0.15	0.10

Table2 :PERFORMANCE RATINGS:

Model	V _{max} (Vdc)	I _{max} (A)	I _{hold} @25℃ (A)	I _{trip} @25℃ (A)	P _d Typ (W)	Maximum Time To Trip		Resistance		
						Current (A)	Time (Se)	R _{i min} (Ω)	R _{i typ} (Ω)	R _{l max} (Ω)
JK-nSMD110-16	16	100	1.10	1.80	0.6	8.0	0.30	0.050	0.100	0.250

Table3:Test Conditons and Standards

Item	Test Conditon	Standard
Initial Resistance	25℃	0.050~0.250Ω
I _H	25℃, 1.10A, 30min	No Trip
T _{trip}	25℃, 8.0A	≤0.30s
Trip endurance	16V, 100A, 1hr	No arcing or burning

Operating Temperature: -40℃ TO 85℃

Packaging: Bulk ,3500pcs per bag

JK-nSMD110-16 PPTC DEVICES

Part Number: Q/JKTD-16-110




Edition: A0

Page No: 2 OF 3



金瑞电子材料
Jinrui Electronic material

Solder reflow conditions



Profile Feature	Pb-Free Assembly
Average ramp up rate (Ts_MAX to Tp)	3°C/second max.
Preheat	
• Temperature min. (Ts_MIN)	150°C
• Temperature max. (Ts_MAX)	200°C
• Time (ts_MIN to ts_MAX)	60-120 seconds
Time maintained above:	
• Temperature (T_L)	217°C
• Time (t_L)	60-150 seconds
Peak/Classification temperature (Tp)	260°C
Time within 5°C of actual peak temperature	
Time (tp)	30 seconds max.
Ramp down rate	3°C/second max.
Time 25°C to peak temperature	8 minutes max.

Note: All temperatures refer to top side of the package, measured on the package body surface.

- Recommended reflow methods: IR, vapor phase oven, hot air oven, N2 environment for lead-free.
- Devices are not designed to be wave soldered to the bottom side of the board.
- Recommended maximum paste thickness is 0.25mm (0.010inch).
- Devices can be cleaned using standard industry methods and solvents.
- Soldering temprature profile meets RoHs leadfree process.

Notes: If reflow temperatures exceed the recommended profile, devices may not meet the performance requirements

JK-nSMD110-16 PPTC DEVICES

Part Number: Q/JKTD-16-110


Edition: A0

Page No: 3 OF 3



金瑞电子材料
Jinrui Electronic material

Recommended pad layout (mm)



Storage

The maximum ambient temperature shall not exceed 38 °C . Storage temperatures higher than 38 °C could result in the deformation of packaging materials. The maximum relative humidity recommended for storage is 60%. High humidity with high temperature can accelerate the oxidation of the solder plating on the termination and reduce the solderability of the components. Sealed plastic bags with desiccant shall be used to reduce the oxidation of the termination and shall only be opened prior to use. The products shall not be stored in areas where harmful gases containing sulfur or chlorine are present

WARNING

- Use PPTC beyond the maximum ratings or improper use may result in device damage and possible electrical arcing and flame.
- PPTC are intended for protection against occasional over current or over temperature fault conditions and should not be used when repeated fault conditions or prolonged trip events are anticipated.
- Device performance can be impacted negatively if devices are handled in a manner inconsistent with recommended electronic, thermal, and mechanical procedures for electronic components.
- Use PPTC with a large inductance in circuit will generate a circuit voltage ($L di/dt$) above the rated voltage of the PPTC.
- Avoid impact PPTC device its thermal expansion like placed under pressure or installed in limited space.
- Contamination of the PPTC material with certain silicon based oils or some aggressive solvents can adversely impact the performance of the devices. PPTC SMD can be cleaned by standard methods.
- Requests that customers comply with our recommended solder pad layouts and recommended reflow profile. Improper board layouts or reflow profile could negatively impact solderability performance of our devices.