



ZHEJIANG UNIU-NE Technology CO., LTD

浙江宇力微新能源科技有限公司



U5315-6T(Q) Data Sheet

V3.2

版权归浙江宇力微新能源科技有限公司

High Current IO+/- 1.0/1.2A 3-PHASE BRIDGE DRIVER

General Description

U5315-6T(Q) is a high-speed 3-phase gate driver for power MOSFET and IGBT devices with three independent high and low side referenced output channels. Built-in dead time protection and shoot-through protection prevent damage to the half-bridge. The UVLO circuits prevent malfunction when VCC and VBS are lower than the specified threshold voltage. A novel high-voltage BCD process and common-mode noise canceling technique provide stable operation of high-side drivers under high dV/dt noise conditions while achieving excellent negative transient voltage tolerance. Low-PW consumption is included so that standby mode may be used to set the chip into a low quiescent current state to realize long battery lifetime.

Key Features

- Integrated DBOOT⁽¹⁾
- Floating channel designed for bootstrap operation
- Fully operational to +280 V
- Tolerant to negative transient voltage
- Gate drive supply range from 5V U5316T(Q) /7.5V U5315T(Q) to 20V
- Independent 3 half-bridge drivers
- Low side output out of phase with inputs.
- High side outputs out of phase
- 3.3V logic compatible
- Lower di/dt gate drive for better noise immunity

Applications

- E-BIKE/electric power tool 3-phase motor driver
- Battery-powered mini/micro motor control
- General purpose inverter

Product Summary

V _{OFFSET}	280V max
I _{O+/-}	1.0 A / 1.2A
V _{CC}	5V/7.5V to 20V
t _{on/off} (typ.)	310 & 120ns
Work Tem	-40 ~150 °C

Package



Products Information


Base Part Number	Package Type	Standard OUT		V _{OFFSET}	Logic Control
		I _{O+}	I _{O-}		
U5315Q	QFN24	1.0A	1.2A	280V	HIN & LIN
U5316Q	QFN24	1.0A	1.2A	280V	HIN & LIN

Note: (1)When using internal diode bootstrap power supply, please match the capacitor and MOS, and fully test and verify.


Base Part Number	Package Type	Standard OUT		VOFFSET	Logic Control
		IO+	IO-		
U5315T	TSSOP20	1.0A	1.2A	280V	HIN & LIN
U5316T	TSSOP20	1.0A	1.2A	280V	HIN & LIN

Typical Application

NO-BOOT Application



BOOT Application




Pin Function


Number	Symbol	Description
1	VCC	Low side and logic fixed supply
2	HIN1,2,3	Logic inputs for high side gate driver outputs(HO1,2,3),in phase
3	U5316 T(Q) LIN1,2,3	Logic inputs for high side gate driver outputs(LO1,2,3),in phase
4	U5315 T(Q) LIN1,2,3	Logic inputs for high side gate driver outputs(LO1,2,3),out of phase
5	COM	Logic Ground
6	VB1,2,3	High side floating supply
7	HO1,2,3	High side gate driver outputs
8	VS1,2,3	High voltage floating supply returns
9	LO1,2,3	Low side gate driver output

Packages


TSSOP20



QFN24



Block Diagram



Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition		Min	Max	Units
VS	High side offset voltage		VB 1,2,3-25	VB 1,2,3+ 0.3	V
VB	High side floating supply voltage		-0.3	305	
VHO	High side floating output voltage		VS1,2,3 -0.3	VB 1,2,3+ 0.3	
VCC	Low side and logic fixed supply voltage		-0.3	25	
VLO1,2,3	Low side output voltage		-0.3	VCC+0.3	
VIN	Logic input voltage (HIN&LIN)		-0.3	VCC+0.3	
dV/dt	Allowable offset voltage slew rate		—	50	V/ns
PD	Package power dissipation @ TA≤+25 °C	TSSOP20	—	1.5	W
		QFN24	—	3.0	
RthJA	Thermal resistance, junction to ambient	TSSOP20	—	83	°C/W
		QFN24	—	40	
TJ	Junction temperature		—	150	°C
TS	Storage temperature		-55	150	
TL	Lead temperature (soldering, 10 seconds)		—	300	

Recommended Operating Conditions

The Input/Output logic timing diagram is shown in figure . For proper operation the device should be used within the recommended conditions. All voltage parameters are absolute referenced to COM. The VS offset rating is tested with all supplies biased at 15V differential.

Symbol	Definition		Min	Max	Units
VB1,2,3	High side floating supply voltage	U5316T(Q)	VS1,2,3+5	VS1,2,3+20	V
		U5315T(Q)	VS1,2,3+7.5	VS1,2,3+20	
VS1,2,3	High side floating supply offset voltage		-6(Note1)	200	
VHO1,2,3	High side output voltage		VS1,2,3	VB1,2,3	
VLO1,2,3	Low side output voltage		0	VCC	
VCC	Low side and logic fixed supply voltage	U5316T(Q)	5	20	
		U5315T(Q)	7.5	20	
VIN	Logic input voltage (HIN&LIN)		0	VCC	
TA	Ambient temperature		-40	125	°C

Note1:Logic operational for VS of -6V to +200V. Logic state held for VS of -6V to -VBS.

Electrical Characteristic

$(V_{CC}-COM)=(V_B-V_S)=15V$. Ambient temperature $T_A=25^{\circ}C$ unless otherwise specified. The $V_{IN,TH}$, V_I , and I_{IN} parameters are referenced to COM and are applicable to all channels. The V_O and I_O parameters are referenced to COM and are applicable to the respective output leads. The V_{CCUV} parameters are referenced to COM. The V_{BSUV} parameters are referenced to V_S .

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Low Side Power Supply Characteristics						
Quiescent VCC supply current	I_{QVCC1}	-	-	250	-	μA
operating VCC supply current	I_{VCCOP}	f=20KHz	-	300	-	
VCC supply under-voltage positive going Threshold (U5315T(Q))	V_{CCUV+}	-	6.0	6.6	7.2	V
VCC supply under-voltage negative going threshold (U5315T(Q))	V_{CCUV-}	-	5.6	6.2	6.8	
VCC supply under-voltage lockout hysteresis (U5315T(Q))	V_{CCHYS}	-	0.3	0.4	-	V
VCC supply under-voltage positive going Threshold (U5316T(Q))	V_{CCUV+}	-	3.8	4.4	5	
VCC supply under-voltage negative going threshold (U5316T(Q))	V_{CCUV-}	-	3.6	4.2	4.8	V
VCC supply under-voltage lockout hysteresis (U5316T(Q))	V_{CCHYS}	-	0.1	0.2	-	
High Side Floating Power Supply Characteristics						
High side VBS supply under-voltage positive going threshold (U5315T(Q))	V_{BSUV+}	-	5.8	6.4	7.0	V
High side VBS supply under-voltage negative going threshold (U5315T(Q))	V_{BSUV-}	-	5.4	6.0	6.6	
High side VBS supply under-voltage lockout hysteresis (U5315T(Q))	$V_{BSUVHYS}$	-	0.3	0.4	-	V
High side VBS supply under-voltage positive going threshold (U5316T(Q))	V_{BSUV+}	-	3.8	4.4	5	
High side VBS supply under-voltage negative going threshold (U5316T(Q))	V_{BSUV-}	-	3.6	4.2	4.8	V
High side VBS supply under-voltage lockout hysteresis (U5316T(Q))	$V_{BSUVHYS}$	-	0.1	0.2	-	
High side quiescent VBS supply current	I_{QB5}	$V_{BS}=15V$	25	45	65	μA
operating VBS supply current	I_{BSOP}	f=20KHz	-	160	-	
Offset supply leakage current	I_{LK}	$V_B=V_S=200V$ $V_{cc}=0V$	-	-	10	
Logic Input Section						
Logic HIGH input voltage HIN1,2,3, LIN1,2,3	V_{IH}	-	2.5	-	-	V
Logic LOW input voltage HIN1,2,3, LIN1,2,3	V_{IL}	-	-	-	0.8	
Input positive going threshold	$V_{IN,TH+}$	-	-	1.9	-	μA
Input negative going threshold	$V_{IN,TH-}$	-	-	1.4	-	
Logic HIGH input bias current	I_{IN+}	$V_{IN}=5V$	-	25	-	μA
Logic LOW input bias current	I_{IN-}	$V_{IN}=0$	-	0	-	

Gate Driver Output Section						
High side output HIGH short-circuit pulse current	I _{HO+}	V _{HO} =V _S =0	-	1.0	-	A
High side output LOW short-circuit pulse current	I _{HO-}	V _{HO} =V _B =15V	-	1.2	-	
Low side output HIGH short-circuit pulse current	I _{LO+}	V _{LO} =0	-	1.0	-	
Low side output LOW short-circuit pulse current	I _{LO-}	V _{LO} =V _{CC} =15V	-	1.2	-	
Allowable negative VS voltage for HIN1,2,3 signal propagation to HO1,2,3	V _{SN}	V _{BS} =15V	-	-12	-	V

Electrical Characteristic

(V_{CC}-COM)=(V_B-V_S)=15V , V_{S1,2,3}=COM, and Cload=1nF unless otherwise specified, ambient temperature TA=25°C.

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Turn-on propagation delay	t _{on}	V _{HIN1,2,3} or V _{LIN1,2,3} =5V, V _{S1,2,3} =0	-	380	-	ns
Turn-off propagation delay	t _{off}	V _{HIN1,2,3} or V _{LIN1,2,3} =0, V _{S1,2,3} =0	-	180	-	
Turn-on rise time	t _r	V _{HIN1,2,3} or V _{LIN1,2,3} =5V, V _{S1,2,3} =0	-	50	-	
Turn-off fall time	t _f	V _{HIN1,2,3} or V _{LIN1,2,3} =0, V _{S1,2,3} =0	-	25	-	
Dead time	DT	V _{HIN1,2,3} or V _{LIN1,2,3} =0 and 5V, without external dead time	-	200	250	
Dead time matching (all six channels)	MDT	without external dead time	-	-	50	
Delay matching (all six channels)	MT	external dead time > 1000ns	-	-	50	
Output pulse-width matching	PM	external dead time > 1000ns, PW _{IN} =10μs, PM=PW _{OUT} -PW _{IN}	-	-	50	

Low Side Power Supply: VCC

VCC is the low side supply and it provides power to both input logic and low side output power stage. The built-in under-voltage lockout circuit enables the device to operate at sufficient power when a typical VCC supply voltage higher than V_{CCUV+} is present, shown as Figure. 1. The U5315-6T(Q) shuts down all the gate driver outputs, when the VCC supply voltage is below $V_{CCUV-}V$, shown as Figure. 1. This prevents the external power devices against extremely low gate voltage levels during on-state which may result in excessive power dissipation.




Figure. 1 VCC supply UVLO operating area

High Side Power Supply: VBS (VB1-VS1, VB2-VS2, VB3-VS3)

VBS is the high side supply voltage. The total high side circuitry may float with respect to COM following the external high side power device emitter/source voltage. Due to the internal low power consumption, the entire high side circuitry may be supplied by bootstrap topology connected to VCC, and it may be powered with small bootstrap capacitors. The device operating area as a function of the supply voltage is given in Figure. 2.




Figure. 2 VBS supply UVLO operating area

Low side And High Control Input Logic: HIN&LIN (HIN1, 2, 3/LIN1, 2, 3)

The Schmitt trigger threshold of each input is designed low enough to guarantee LSTTL and CMOS compatibility down to 3.3V controller outputs. Input Schmitt trigger and advanced noise filtering provide noise rejection of short input pulses. An internal pull-down resistor of about 220k Ω (positive logic) pre-biases each input during VCC supply start-up state. The minimum recommended input pulse-width is 300ns for proper operation of the driver.

Shoot-Through Prevention

The U5315-6T(Q) is equipped with shoot-through protection circuitry (also known as cross conduction prevention circuitry). Figure. 3 shows how this protection circuitry prevents both the high- and low-side switches from conducting at the same time. When the inputs controlling both high-side and low-side drivers are both logic HIGH, then both driver outputs are pulled down to logic LOW to shut down two power devices in the same bridge.




Figure. 3 Shoot-through prevention

Dead Time Protection

The U5315-6T(Q) features integrated fixed dead time protection circuitry. The dead time feature inserts a time period (a minimum dead time) in which both the high- and low-side power switches are held off. This is done to ensure that the power switch has fully turned off before the second power switch is turned on. This minimum dead time is automatically inserted whenever the external dead time is shorter than DT. External dead times larger than DT are not modified by the gate driver. Figure. 4 illustrates the dead time period and the relationship between the output gate signals.






Figure. 4 Dead time protection





Gate Driver (HO1, 2, 3/ LO1, 2, 3)

Low side and high side driver outputs are specifically designed for pulse operation and dedicated to drive power devices such as IGBT and power MOSFET. Low side outputs (i.e. LO1, 2, 3) are state triggered by the respective inputs, while high side outputs (i.e. HO1, 2, 3) are only changed at the edge of the respective inputs. After releasing from an under-voltage condition of the VBS supply, a new turn-on signal (edge) is necessary to activate the respective high side output. In contrast, after releasing from an under-voltage condition of the VCC supply, the low side outputs may directly switch to the state of their respective inputs without the additional constraints of the high side driver.

Typical Performance Characteristics




Time waveform



Switching Time Waveform Definitions


Deadtime Waveform Definitions




Delay matching time Definition

Packaging information

TSSOP20



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
D	6.400	6.600	0.252	0.259
E	4.300	4.500	0.169	0.177
b	0.190	0.300	0.007	0.012
c	0.090	0.200	0.004	0.008
E1	6.250	6.550	0.246	0.258
A		1.200		0.047
A2	0.800	1.000	0.031	0.039
A1	0.050	0.150	0.002	0.006
e	0.65(BSC)		0.026(BSC)	
L	0.500	0.700	0.020	0.028
H	0.25(TYP)		0.01(TYP)	
θ	1°	7°	1°	7°

24 PINS, QFN

Symbol	Dimensions(mm)		
	Min.	Nom.	Max.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	0.20 REF		
b	0.18	0.25	0.30
D	4.00 BSC		
D2	2.50	2.65	2.80
E	4.00 BSC		
E2	2.50	2.65	2.80
e	0.50 BSC		
L	0.35	0.40	0.45

Notes:

1. All dimensions refer to JEDEC MO-220 WGGD-6
2. All dimensions are in mm

1、版本记录

DATE	REV.	DESCRIPTION
2018/04/19	1.0	首次发布
2019/05/21	2.0	变更封装
2021/10/19	3.0	布局调整
2023/10/12	3.1	优化欠压参数
2024/03/02	3.2	命名规则变更，参数校正

2、免责声明

浙江宇力微新能源科技有限公司保留对本文档的更改和解释权力，不另行通知！

客户在下单前应获取我司最新版本资料，并验证相关信息是否最新和完整。量产方案需使用方自行验证并自担所有批量风险责任。未经我司授权，该文件不得私自复制和修改。

产品不断提升，以追求高品质、稳定性强、可靠性高、环保、节能、高效为目标，我司将竭诚为客户提供性价比高的系统开发方案、技术支持等更优秀的服务。

版权所有 浙江宇力微新能源科技有限公司/绍兴宇力半导体有限公司

3、联系我们

浙江宇力微新能源科技有限公司

总部地址：绍兴市越城区斗门街道袍渎路25号中节能科创园45幢4/5楼

电话：0575-85087896（研发部）

传真：0575-88125157

E-mail:htw@uni-semic.com

无锡地址：江苏省无锡市锡山区先锋中路6号中国电子（无锡）数字芯城1#综合楼503室

电话：0510-85297939

E-mail:zh@uni-semic.com

深圳地址：深圳市宝安区西乡街道南昌社区宝源路泳辉国际商务大厦410

电话：0755-84510976

E-mail:htw@uni-semic.com