

REALTEK

RTL8370N-VB-CG

SINGLE-CHIP 8-PORT 10/100/1000 SWITCH CONTROLLER

DRAFT DATASHEET

(CONFIDENTIAL: Development Partners Only)

Rev. 0.1

August 19, 2013

Track ID: JATR-XXX-XX



Realtek Semiconductor Corp.

No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu 300, Taiwan

Tel.: +886-3-578-0211 Fax: +886-3-577-6047

www.realtek.com

COPYRIGHT

©2013 Realtek Semiconductor Corp. All rights reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any means without the written permission of Realtek Semiconductor Corp.

DISCLAIMER

Realtek provides this document ‘as is’, without warranty of any kind. Realtek may make improvements and/or changes in this document or in the product described in this document at any time. This document could include technical inaccuracies or typographical errors.

TRADEMARKS

Realtek is a trademark of Realtek Semiconductor Corporation. Other names mentioned in this document are trademarks/registered trademarks of their respective owners.

USING THIS DOCUMENT

This document is intended for the hardware and software engineer’s general information on the Realtek RTL8370N-VB IC.

Though every effort has been made to ensure that this document is current and accurate, more information may have become available subsequent to the production of this guide.

REVISION HISTORY

Revision	Release Date	Summary
0.1	2013/08/20	First release.

Table of Contents

1. GENERAL DESCRIPTION	1
2. FEATURES	3
3. SYSTEM APPLICATIONS	4
4. APPLICATION EXAMPLES	5
4.1. 8-PORT 1000BASE-T SWITCH	5
5. BLOCK DIAGRAM	6
6. PIN ASSIGNMENTS	7
6.1. PACKAGE IDENTIFICATION	7
6.2. PIN ASSIGNMENT TABLE	8
7. PIN DESCRIPTIONS	10
7.1. MEDIA DEPENDENT INTERFACE PINS	10
7.2. PARALLEL LED PINS	11
7.3. SCAN MODE LED PINS	13
7.4. CONFIGURATION STRAPPING PINS	14
7.5. CONFIGURATION STRAPPING PINS (DISAUTOLOAD, DIS_8051, AND EN_SPIF)	16
7.6. MISCELLANEOUS PINS	16
7.7. TEST PINS	17
7.8. POWER AND GND PINS	17
8. PHYSICAL LAYER FUNCTIONAL OVERVIEW	19
8.1. MDI INTERFACE	19
8.2. 1000BASE-T TRANSMIT FUNCTION	19
8.3. 1000BASE-T RECEIVE FUNCTION	19
8.4. 100BASE-TX TRANSMIT FUNCTION	19
8.5. 100BASE-TX RECEIVE FUNCTION	20
8.6. 10BASE-T TRANSMIT FUNCTION	20
8.7. 10BASE-T RECEIVE FUNCTION	20
8.8. AUTO-NEGOTIATION FOR UTP	20
8.9. Crossover DETECTION AND AUTO CORRECTION	21
8.10. POLARITY CORRECTION	21
9. GENERAL FUNCTION DESCRIPTION	22
9.1. RESET	22
9.1.1. Hardware Reset	22
9.1.2. Software Reset	22
9.2. IEEE 802.3X FULL DUPLEX FLOW CONTROL	22
9.3. HALF DUPLEX FLOW CONTROL	23
9.3.1. Back-Pressure Mode	23
9.4. SEARCH AND LEARNING	24
9.5. SVL & IVL/SVL	24
9.6. ILLEGAL FRAME FILTERING	24
9.7. IEEE 802.3 RESERVED GROUP ADDRESSES FILTERING CONTROL	25
9.8. BROADCAST/MULTICAST/UNKNOWN DA STORM CONTROL	26
9.9. PORT SECURITY FUNCTION	26
9.10. MIB COUNTERS	27
9.11. PORT MIRRORING	27
9.12. VLAN FUNCTION	27

9.12.1.	Port-Based VLAN	28
9.12.2.	IEEE 802.1Q Tag-Based VLAN.....	28
9.12.3.	Protocol-Based VLAN	29
9.12.4.	Port VID	29
9.13.	QoS FUNCTION.....	30
9.13.1.	Input Bandwidth Control	30
9.13.2.	Priority Assignment	30
9.13.3.	Priority Queue Scheduling.....	31
9.13.4.	IEEE 802.1p/Q and DSCP Remarking	31
9.13.5.	ACL-Based Priority	32
9.14.	IGMP & MLD SNOOPING FUNCTION.....	32
9.15.	IEEE 802.1x FUNCTION.....	32
9.15.1.	Port-Based Access Control.....	32
9.15.2.	Authorized Port-Based Access Control	32
9.15.3.	Port-Based Access Control Direction.....	33
9.15.4.	MAC-Based Access Control.....	33
9.15.5.	MAC-Based Access Control Direction	33
9.15.6.	Optional Unauthorized Behavior.....	33
9.15.7.	Guest VLAN.....	33
9.16.	IEEE 802.1D FUNCTION	34
9.17.	EMBEDDED 8051.....	34
9.18.	REALTEK CABLE TEST (RTCT)	34
9.19.	LED INDICATOR	35
9.19.1.	Parallel LED Mode.....	35
9.19.2.	Scan LED Mode.....	36
9.20.	GREEN ETHERNET.....	38
9.20.1.	Link-On and Cable Length Power Saving	38
9.20.2.	Link-Down Power Saving.....	38
9.21.	IEEE 802.3AZ ENERGY EFFICIENT ETHERNET (EEE) FUNCTION	38
9.22.	INTERRUPT PIN FOR EXTERNAL CPU	38
10.	INTERFACE DESCRIPTIONS	39
10.1.	EEPROM SMI HOST TO EEPROM	39
10.2.	EEPROM SMI SLAVE FOR EXTERNAL CPU	40
11.	REGISTER DESCRIPTIONS	41
11.1.	PAGE 0: PCS REGISTER (PHY 0~7)	41
11.2.	REGISTER 0: CONTROL.....	42
11.3.	REGISTER 1: STATUS.....	43
11.4.	REGISTER 2: PHY IDENTIFIER 1	44
11.5.	REGISTER 3: PHY IDENTIFIER 2	44
11.6.	REGISTER 4: AUTO-NEGOTIATION ADVERTISEMENT	44
11.7.	REGISTER 5: AUTO-NEGOTIATION LINK PARTNER ABILITY.....	45
11.8.	REGISTER 6: AUTO-NEGOTIATION EXPANSION	46
11.9.	REGISTER 7: AUTO-NEGOTIATION PAGE TRANSMIT REGISTER.....	46
11.10.	REGISTER 8: AUTO-NEGOTIATION LINK PARTNER NEXT PAGE REGISTER	47
11.11.	REGISTER 9: 1000BASE-T CONTROL REGISTER	47
11.12.	REGISTER 10: 1000BASE-T STATUS REGISTER	48
11.13.	REGISTER 15: EXTENDED STATUS.....	48
12.	ELECTRICAL CHARACTERISTICS	49
12.1.	ABSOLUTE MAXIMUM RATINGS	49
12.2.	RECOMMENDED OPERATING RANGE.....	49
12.3.	THERMAL CHARACTERISTICS.....	50
12.3.1.	LQFP-128.....	50

12.4.	DC CHARACTERISTICS	52
12.5.	AC CHARACTERISTICS	53
12.5.1.	<i>EEPROM SMI Host Mode Timing Characteristics</i>	53
12.5.2.	<i>EEPROM SMI Slave Mode Timing Characteristics</i>	54
12.5.3.	<i>MDIO Slave Mode Timing Characteristics</i>	55
12.6.	POWER AND RESET CHARACTERISTICS	56
13.	MECHANICAL DIMENSIONS.....	57
13.1.	RTL8370N-VB: LQFP 128-PIN E-PAD PACKAGE.....	57
14.	ORDERING INFORMATION.....	58

List of Tables

TABLE 1. PIN ASSIGNMENT TABLE	8
TABLE 2. MEDIA DEPENDENT INTERFACE PINS	10
TABLE 3. PARALLEL LED PINS	11
TABLE 4. SCAN MODE LED PINS	13
TABLE 5. CONFIGURATION STRAPPING PINS.....	14
TABLE 6. CONFIGURATION STRAPPING PINS (DISAUTOLOAD, DIS_8051, AND EN_SPIF).....	16
TABLE 7. MISCELLANEOUS PINS	16
TABLE 8. TEST PINS.....	17
TABLE 9. POWER AND GND PINS	17
TABLE 10. MEDIA DEPENDENT INTERFACE PIN MAPPING	21
TABLE 11. RESERVED MULTICAST ADDRESS CONFIGURATION TABLE	25
TABLE 12. LED DEFINITIONS.....	35
TABLE 13. PAGE 0: PCS REGISTER (PHY 0~7)	41
TABLE 14. REGISTER 0: CONTROL	42
TABLE 15. REGISTER 1: STATUS.....	43
TABLE 16. REGISTER 2: PHY IDENTIFIER 1	44
TABLE 17. REGISTER 3: PHY IDENTIFIER 2.....	44
TABLE 18. REGISTER 4: AUTO-NEGOTIATION ADVERTISEMENT	44
TABLE 19. REGISTER 5: AUTO-NEGOTIATION LINK PARTNER ABILITY	45
TABLE 20. REGISTER 6: AUTO-NEGOTIATION EXPANSION	46
TABLE 21. REGISTER 7: AUTO-NEGOTIATION PAGE TRANSMIT REGISTER.....	46
TABLE 22. REGISTER 8: AUTO-NEGOTIATION LINK PARTNER NEXT PAGE REGISTER.....	47
TABLE 23. REGISTER 9: 1000BASE-T CONTROL REGISTER.....	47
TABLE 24. REGISTER 10: 1000BASE-T STATUS REGISTER	48
TABLE 25. REGISTER 15: EXTENDED STATUS	48
TABLE 26. ABSOLUTE MAXIMUM RATINGS	49
TABLE 27. RECOMMENDED OPERATING RANGE	49
TABLE 28. ASSEMBLY DESCRIPTION	50
TABLE 29. MATERIAL PROPERTIES	50
TABLE 30. SIMULATION CONDITIONS	50
TABLE 31. THERMAL PERFORMANCE OF E-PAD LQFP-128 ON PCB UNDER STILL AIR CONVECTION	51
TABLE 32. THERMAL PERFORMANCE OF E-PAD LQFP-128 ON PCB UNDER FORCED CONVECTION.....	51
TABLE 33. DC CHARACTERISTICS.....	52
TABLE 34. EEPROM SMI HOST MODE TIMING CHARACTERISTICS.....	54
TABLE 35. EEPROM SMI SLAVE MODE TIMING CHARACTERISTICS	54
TABLE 36. MDIO TIMING CHARACTERISTICS AND REQUIREMENTS	55
TABLE 37. POWER AND RESET CHARACTERISTICS	56
TABLE 38. ORDERING INFORMATION	58

List of Figures

FIGURE 1. 8-PORT 1000BASE-T SWITCH	5
FIGURE 2. BLOCK DIAGRAM.....	6
FIGURE 3. PIN ASSIGNMENTS	7
FIGURE 4. CONCEPTUAL EXAMPLE OF POLARITY CORRECTION	21
FIGURE 5. PROTOCOL-BASED VLAN FRAME FORMAT AND FLOW CHART.....	29
FIGURE 6. RTL8370N-VB MAX-MIN SCHEDULING DIAGRAM	31
FIGURE 7. PULL-UP AND PULL-DOWN OF LED PINS FOR SINGLE-COLOR LED.....	36
FIGURE 8. PULL-UP AND PULL-DOWN OF LED PINS FOR BI-COLOR LED.....	36
FIGURE 9. SCAN MODE LED CONNECTION DIAGRAM (GROUP A: SINGLE-COLOR LED (LED0)).....	37
FIGURE 10. SCAN MODE LED CONNECTION DIAGRAM (GROUP B: BI-COLOR LED (LED1 & LED2))	37
FIGURE 11. SMI START AND STOP COMMAND.....	39
FIGURE 12. EEPROM SMI HOST TO EEPROM.....	39
FIGURE 13. EEPROM SMI HOST MODE FRAME.....	39
FIGURE 14. EEPROM SMI WRITE COMMAND FOR SLAVE MODE	40
FIGURE 15. EEPROM SMI READ COMMAND FOR SLAVE MODE.....	40
FIGURE 16. EEPROM SMI HOST MODE TIMING CHARACTERISTICS.....	53
FIGURE 17. SCK/SDA POWER ON TIMING	53
FIGURE 18. EEPROM AUTO-LOAD TIMING.....	53
FIGURE 19. EEPROM SMI SLAVE MODE TIMING CHARACTERISTICS	54
FIGURE 20. MDIO SOURCED BY MASTER (RTL8370N-VB LINK PARTNER CPU)	55
FIGURE 21. MDIO SOURCED BY SLAVE (RTL8370N-VB)	55
FIGURE 22. POWER AND RESET CHARACTERISTICS.....	56

1. General Description

The RTL8370N-VB is an LQFP128 E-PAD, high-performance 8-port Gigabit Ethernet. It features low-power integrated 8-port Giga-PHYs that support 1000Base-T, 100Base-T, and 10Base-T. The RTL8370N-VB integrates all the functions of a high-speed switch system; including SRAM for packet buffering, non-blocking switch fabric, and internal register management into a single CMOS device. Only a 25MHz crystal is required; an optional EEPROM is offered for internal register configuration.

The embedded packet storage SRAM in the RTL8370N-VB features superior memory management technology to efficiently utilize memory space. The RTL8370N-VB integrates an 4K-entry look-up table with a 4-way XOR hashing algorithm for address searching and learning. The table provides read/write access from the EEPROM Serial Management Interface (SMI), and each of the entries can be configured as a static entry. The entry aging time is between 200 and 400 seconds. Eight Filtering Databases are used to provide Independent VLAN Learning and Shared VLAN Learning (IVL/SVL) functions.

The RTL8370N-VB supports standard 802.3x flow control frames for full duplex, and optional backpressure for half duplex. It determines when to invoke the flow control mechanism by checking the availability of system resources, including the packet buffers and transmitting queues. The RTL8370N-VB supports broadcast/multicast output dropping, and will forward broadcast/multicast packets to non-blocked ports only. For IP multicast applications, the RTL8370N-VB supports IPv4 IGMPv1/v2/v3 and IPv6 MLDv1/v2 snooping.

In order to support flexible traffic classification, the RTL8370N-VB supports 96-entry ACL rule check and multiple actions options. Each port can optionally enable or disable the ACL rule check function. The ACL rule key can be based on packet physical port, Layer2, Layer3, and Layer4 information. When an ACL rule matches, the action taken is configurable to Drop/Permit/Redirect/Mirror, change priority value in 802.1q/Q tag, and rate policing. The rate policing mechanism supports from 8Kbps to 1Gbps (in 8Kbps steps).

In Bridge operation the RTL8370N-VB supports 16 sets of port configurations: disable, block, learning, and forwarding for Spanning Tree Protocol and Multiple Spanning Tree Protocol. To meet security and management application requirements, the RTL8370N-VB supports IEEE 802.1x Port-based/MAC-based Access Control. For those ports that do not pass IEEE 802.1x authentication, the RTL8370N-VB provides a Port-based/MAC-based Guest VLAN function for them to access limited network resources. A 1-set Port Mirroring function is configured to mirror traffic (RX, TX, or both) appearing on one of the switch's ports. Support is provided on each port for multiple RFC MIB Counters, for easy debug and diagnostics.

To improve real-time or multimedia networking applications, the RTL8370N-VB supports eight priority assignments for each received packet. These are based on (1) Port-based priority; (2) 802.1p/Q VLAN tag priority; (3) DSCP field in IPv4/IPv6 header; (4) ACL-assigned priority; (5) CVLAN-based priority; (6) SVLAN-based priority; and (7) SMAC-based/LUTFWD-based priority. Each output port supports a weighted ratio of eight priority queues to fit bandwidth requirements in different applications. The input bandwidth control function helps limit per-port traffic utilization. There is one leaky bucket for average packet rate control for each queue of all ports. Queue scheduling algorithm can use Strict Priority (SP) or Weighted Fair Queue (WFQ) or mixed.

The RTL8370N-VB provides a 4K-entry VLAN table for 802.1Q port-based, tag-based, and protocol-based VLAN operation to separate logical connectivity from physical connectivity. The RTL8370N-VB supports four Protocol-based VLAN configurations that can optionally select EtherType, LLC, and

RFC1042 as the search key. Each port may be set to any topology via EEPROM upon reset, or EEPROM SMI Slave after reset.

In router applications, the router may want to know the input port of the incoming packet. The RTL8370N-VB supports an option to insert a VLAN tag with VID=Port VID (PVID) on each egress port. The RTL8370N-VB also provides an option to admit VLAN tagged packet with a specific PVID only. If this function is enabled, the RTL8370N-VB will drop all non-tagged packets and packets with an incorrect PVID.

2. Features

- RTL8370N-VB: Single-chip 8-port gigabit non-blocking switch architecture
- Embedded 8-port 10/100/1000Base-T PHY
- Each port supports full duplex 10/100/1000M connectivity (half duplex only supported in 10/100M mode)
- Full-duplex and half-duplex operation with IEEE 802.3x flow control and backpressure
- Supports 9216-byte jumbo packet length forwarding at wire speed
- Supports Realtek Cable Test (RTCT) function
- Supports IEEE 1588 v2
- IEEE 802.3az Energy Efficient Ethernet (EEE)
- Update to 1.5Mbit packet buffer
- Supports 96-entry ACL Rules
 - ◆ Search keys support physical port, Layer2, Layer3, and Layer4 information
 - ◆ Actions support mirror, redirect, dropping, priority adjustment, traffic policing, CVLAN decision, and SVLAN assignment
 - ◆ Supports 5 types of user defined ACL rule format for 64 ACL rules
 - ◆ Optional per-port enable/disable of ACL function
 - ◆ Optional setting of per-port action to take when ACL mismatch
- Supports IEEE 802.1Q VLAN
 - ◆ Supports 4K VLANs and 32 Extra Enhanced VLANs
 - ◆ Supports Un-tag definition in each VLAN
 - ◆ Supports VLAN policing and VLAN forwarding decision
 - ◆ Supports Port-based, Tag-based, and Protocol-based VLAN
 - ◆ Up to 4 Protocol-based VLAN entries
 - ◆ Supports per-port and per-VLAN egress VLAN tagging and un-tagging
- Supports IVL, SVL, and IVL/SVL
 - ◆ Supports 4K-entry MAC address table with 4-way hash algorithm
 - ◆ Up to 4K L2/L3 Filtering Database
 - ◆ Per port/System leaning limitation
- Supports Spanning Tree port behavior configuration
 - ◆ IEEE 802.1w Rapid Spanning Tree
 - ◆ IEEE 802.1s Multiple Spanning Tree with up to 16 Spanning Tree instances
- Supports IEEE 802.1x Access Control Protocol
 - ◆ Port-Based Access Control
 - ◆ MAC-Based Access Control
 - ◆ Guest VLAN
- Supports Quality of Service (QoS)
 - ◆ Supports per-port Input Bandwidth Control
 - ◆ Traffic classification based on IEEE 802.1p/Q priority definition, physical

- Port, IP DSCP field, ACL definition, VLAN based priority, MAC based priority, and SVLAN based priority
 - ◆ Eight Priority Queues per port
 - ◆ Per queue flow control
 - ◆ Min-Max Scheduling
 - ◆ Strict Priority and Weighted Fair Queue (WFQ) to provide minimum bandwidth
 - ◆ One leaky bucket to constrain the average packet rate of each queue
- Supports 64 shared meter with 8kpbs granularity or packets per second setting
- Supports RFC MIB Counter
 - ◆ MIB-II (RFC 1213)
 - ◆ Ethernet-Like MIB (RFC 3635)
 - ◆ Interface Group MIB (RFC 2863)
 - ◆ RMON (RFC 2819)
 - ◆ Bridge MIB (RFC 1493)
 - ◆ Bridge MIB Extension (RFC 2674)
- Supports Stacking VLAN and Port Isolation with 8 Enhanced Filtering Databases
- Supports IEEE 802.1ad Stacking VLAN
 - ◆ Supports 64 SVLANs
 - ◆ Supports 32 L2/IPv4 Multicast mappings to SVLAN
- Supports 2 IEEE 802.3ad Link aggregation port groups
- Supports OAM and EEE LLDP (Energy Efficient Ethernet Link Layer Discovery Protocol)
- Supports Loop Detection
- Security Filtering
 - ◆ Disable learning for each port
 - ◆ Disable learning-table aging for each port
 - ◆ Drop unknown DA for each port
- Broadcast/Multicast/Unknown DA storm control protects system from attack by hackers
- Supports Realtek Green Ethernet features
 - ◆ Link-On Cable Length Power Saving
 - ◆ Link-Down Power Saving
- Each port supports 3 parallel LED or scan LED or Serial LED outputs
- Supports EEPROM SMI Slave interface to access configuration register
- Supports 16K-byte EEPROM space for configuration
- Integrated 8051 microprocessor
- Supports SPI Flash Interface
- 25MHz crystal or 3.3V OSC input
- RTL8370N-VB: LQFP 128-pin E-PAD package

3. System Applications

- 8-Port 1000Base-T Switch

4. Application Examples

4.1. 8-Port 1000Base-T Switch




Figure 1. 8-Port 1000Base-T Switch

5. Block Diagram





Figure 2. Block Diagram



6.2. Pin Assignment Table

Upon Reset: Defined as a short time after the end of a hardware reset.

After Reset: Defined as the time after the specified 'Upon Reset' time.

I: Input Pin

AI: Analog Input Pin

O: Output Pin

AO: Analog Output Pin

I/O: Bi-Directional Input/Output Pin

AI/O: Analog Bi-Directional Input/Output Pin

P: Digital Power Pin

AP: Analog Power Pin

G: Digital Ground Pin

AG: Analog Ground Pin

I_{PU}: Input Pin With Pull-Up Resistor;
(Typical Value = 75K Ohm)

O_{PU}: Output Pin With Pull-Up Resistor;
(Typical Value = 75K Ohm)

I_S: Input Pin With Schmitt Trigger

Table 1. Pin Assignment Table

Name	Pin No.	Type
P2MDICP	1	AI/O
P2MDICN	2	AI/O
P2MDIDP	3	AI/O
P2MDIDN	4	AI/O
AVDDH	5	AP
P3MDIAP	6	AI/O
P3MDIAN	7	AI/O
P3MDIBP	8	AI/O
P3MDIBN	9	AI/O
AVDDL	10	AP
P3MDICP	11	AI/O
P3MDICN	12	AI/O
P3MDIDP	13	AI/O
P3MDIDN	14	AI/O
AVDDH	15	AP
AGND	16	AG
MDIREF	17	AO
AVDDL	18	AP
AVDDH	19	AP
DVDDL	20	P
DVDDL	21	P
DVDDL	22	P
DVDDL	23	P
AVDDH	24	AP

Name	Pin No.	Type
P4MDIAP	25	AI/O
P4MDIAN	26	AI/O
P4MDIBP	27	AI/O
P4MDIBN	28	AI/O
AVDDL	29	AP
P4MDICP	30	AI/O
P4MDICN	31	AI/O
P4MDIDP	32	AI/O
P4MDIDN	33	AI/O
AVDDH	34	AP
P5MDIAP	35	AI/O
P5MDIAN	36	AI/O
P5MDIBP	37	AI/O
P5MDIBN	38	AI/O
AVDDL	39	AP
P5MDICP	40	AI/O
P5MDICN	41	AI/O
P5MDIDP	42	AI/O
P5MDIDN	43	AI/O
PLLVDL1	44	AP
P6MDIAP	45	AI/O
P6MDIAN	46	AI/O
P6MDIBP	47	AI/O
P6MDIBN	48	AI/O

Name	Pin No.	Type
AVDDL	49	AP
P6MDICP	50	AI/O
P6MDICN	51	AI/O
P6MDIDP	52	AI/O
P6MDIDN	53	AI/O
AVDDH	54	AP
P7MDIAP	55	AI/O
P7MDIAN	56	AI/O
P7MDIBP	57	AI/O
P7MDIBN	58	AI/O
AVDDL	59	AP
P7MDICP	60	AI/O
P7MDICN	61	AI/O
P7MDIDP	62	AI/O
P7MDIDN	63	AI/O
AVDDH	64	AP
RESERVED	65	AO
RESERVED	66	AO
P7LED2/SPIF_CLK	67	I/O _{PU}
P7LED0/SPIF_D0	68	I/O _{PU}
P7LED1/SPIF_D1	69	I/O _{PU}
P6LED2/SPIF_CS	70	I/O _{PU}
P6LED0/GPIO1	71	I/O _{PU}
P6LED1/GPIO7	72	I/O _{PU}
P5LED2/GPIO0	73	I/O _{PU}
P5LED0/RESERVED	74	I/O _{PU}
P5LED1	75	I/O _{PU}
DVDDL	76	P
DVDDIO	77	P
DVDDL	78	P
P4LED2/SLED_P7B/GPIO3	79	I/O _{PU}
P4LED0/SLED_P6B/ EEPROM_MOD	80	I/O _{PU}
P4LED1/SLED_P5B/GPIO6	81	I/O _{PU}
P3LED1/SLED_G1A/GPIO5	82	I/O _{PU}
P3LED2/SLED_P3B/ EN_PWRLIGHT	83	I/O _{PU}
P3LED0/SLED_P2B/EN_FLASH	84	I/O _{PU}
P2LED2/SLED_P1B/DIS_8051	85	I/O _{PU}
P2LED0/SLED_P0B/ DISAUTOLOAD	86	I/O _{PU}
P2LED1/SLED_G1B/GPIO4	87	I/O _{PU}
P1LED2/SLED_P3_7A/ SMI_SEL1	88	I/O _{PU}

Name	Pin No.	Type
P1LED0/SLED_P2_6A/ MID29	89	I/O _{PU}
P1LED1/SLED_P1_5A	90	I/O _{PU}
P0LED2/SLED_P0_4A/GPIO2/ EN_PHY	91	I/O _{PU}
DVDDL	92	P
LED_DA/P0LED1/SLED_G2A	93	I/O _{PU}
LED_CK/P0LED0/SLED_P4B/ SMI_SEL0	94	I/O _{PU}
DVDDL	95	P
AVDDH	96	AP
XTALO	97	AO
XTALI	98	AI
nRESET	99	I _S
SCK/MMD_MDC	100	I/O
SDA/MMD_MDIO	101	I/O
AVDDH	102	AP
P0MDIAP	103	AI/O
P0MDIAN	104	AI/O
P0MDIBP	105	AI/O
P0MDIBN	106	AI/O
AVDDL	107	AP
P0MDICP	108	AI/O
P0MDICN	109	AI/O
P0MDIDP	110	AI/O
P0MDIDN	111	AI/O
AVDDH	112	AP
P1MDIAP	113	AI/O
P1MDIAN	114	AI/O
P1MDIBP	115	AI/O
P1MDIBN	116	AI/O
AVDDL	117	AP
P1MDICP	118	AI/O
P1MDICN	119	AI/O
P1MDIDP	120	AI/O
P1MDIDN	121	AI/O
PLLVDL0	122	AP
ATESTCK0	123	AO
P2MDIAP	124	AI/O
P2MDIAN	125	AI/O
P2MDIBP	126	AI/O
P2MDIBN	127	AI/O
AVDDL	128	AP
GND	EPAD	G

7. Pin Descriptions

7.1. Media Dependent Interface Pins

Table 2. Media Dependent Interface Pins

Pin Name	Pin No.	Type	Drive (mA)	Description
P0MDIAP/N	103	AI/O	10	Port 0 Media Dependent Interface A~D. For 1000Base-T operation, differential data from the media is transmitted and received on all four pairs. For 100Base-Tx and 10Base-T operation, only MDIAP/N and MDIBP/N are used. Auto MDIX can reverse the pairs MDIAP/N and MDIBP/N. Each of the differential pairs has an internal 100-ohm termination resistor.
	104			
P0MDIBP/N	105			
	106			
P0MDICP/N	108			
	109			
P0MDIDP/N	110			
	111			
P1MDIAP/N	113	AI/O	10	Port 1 Media Dependent Interface A~D. For 1000Base-T operation, differential data from the media is transmitted and received on all four pairs. For 100Base-Tx and 10Base-T operation, only MDIAP/N and MDIBP/N are used. Auto MDIX can reverse the pairs MDIAP/N and MDIBP/N. Each of the differential pairs has an internal 100-ohm termination resistor.
	114			
P1MDIBP/N	115			
	116			
P1MDICP/N	118			
	119			
P1MDIDP/N	120			
	121			
P2MDIAP/N	124	AI/O	10	Port 2 Media Dependent Interface A~D. For 1000Base-T operation, differential data from the media is transmitted and received on all four pairs. For 100Base-Tx and 10Base-T operation, only MDIAP/N and MDIBP/N are used. Auto MDIX can reverse the pairs MDIAP/N and MDIBP/N. Each of the differential pairs has an internal 100-ohm termination resistor.
	125			
P2MDIBP/N	126			
	127			
P2MDICP/N	1			
	2			
P2MDIDP/N	3			
	4			
P3MDIAP/N	6	AI/O	10	Port 3 Media Dependent Interface A~D. For 1000Base-T operation, differential data from the media is transmitted and received on all four pairs. For 100Base-Tx and 10Base-T operation, only MDIAP/N and MDIBP/N are used. Auto MDIX can reverse the pairs MDIAP/N and MDIBP/N. Each of the differential pairs has an internal 100-ohm termination resistor.
	7			
P3MDIBP/N	8			
	9			
P3MDICP/N	11			
	12			
P3MDIDP/N	13			
	14			
P4MDIAP/N	25	AI/O	10	Port 4 Media Dependent Interface A~D. For 1000Base-T operation, differential data from the media is transmitted and received on all four pairs. For 100Base-Tx and 10Base-T operation, only MDIAP/N and MDIBP/N are used. Auto MDIX can reverse the pairs MDIAP/N and MDIBP/N. Each of the differential pairs has an internal 100-ohm termination resistor.
	26			
P4MDIBP/N	27			
	28			
P4MDICP/N	30			
	31			
P4MDIDP/N	32			
	33			

Pin Name	Pin No.	Type	Drive (mA)	Description
P5MDIAP/N	35	AI/O	10	Port 5 Media Dependent Interface A~D. For 1000Base-T operation, differential data from the media is transmitted and received on all four pairs. For 100Base-Tx and 10Base-T operation, only MDIAP/N and MDIBP/N are used. Auto MDIX can reverse the pairs MDIAP/N and MDIBP/N. Each of the differential pairs has an internal 100-ohm termination resistor.
	36			
P5MDIBP/N	37			
	38			
P5MDICP/N	40			
	41			
P5MDIDP/N	42			
	43			
P6MDIAP/N	45	AI/O	10	Port 6 Media Dependent Interface A~D. For 1000Base-T operation, differential data from the media is transmitted and received on all four pairs. For 100Base-Tx and 10Base-T operation, only MDIAP/N and MDIBP/N are used. Auto MDIX can reverse the pairs MDIAP/N and MDIBP/N. Each of the differential pairs has an internal 100-ohm termination resistor.
	46			
P6MDIBP/N	47			
	48			
P6MDICP/N	50			
	51			
P6MDIDP/N	52			
	53			
P7MDIAP/N	55	AI/O	10	Port 7 Media Dependent Interface A~D. For 1000Base-T operation, differential data from the media is transmitted and received on all four pairs. For 100Base-Tx and 10Base-T operation, only MDIAP/N and MDIBP/N are used. Auto MDIX can reverse the pairs MDIAP/N and MDIBP/N. Each of the differential pairs has an internal 100-ohm termination resistor.
	56			
P7MDIBP/N	57			
	58			
P7MDICP/N	60			
	61			
P7MDIDP/N	62			
	63			

7.2. Parallel LED Pins

Table 3. Parallel LED Pins

Pin Name	Pin No.	Type	Drive (mA)	Description
P7LED2/ RESERVED	67	I/O _{PU}	-	Port 7 LED2 Output Signal. P7LED2 indicates information is defined by register or EEPROM.
P7LED1/ RESERVED	69	I/O _{PU}	-	Port 7 LED1 Output Signal. P7LED1 indicates information is defined by register or EEPROM.
P7LED0/ RESERVED	68	I/O _{PU}	-	Port 7 LED0 Output Signal. P7LED0 indicates information is defined by register or EEPROM.
P6LED2/ RESERVED	70	I/O _{PU}	-	Port 6 LED2 Output Signal. P6LED2 indicates information is defined by register or EEPROM.
P6LED1/GPIO7	72	I/O _{PU}	-	Port 6 LED1 Output Signal. P6LED1 indicates information is defined by register or EEPROM.
P6LED0/GPIO1	71	I/O _{PU}	-	Port 6 LED0 Output Signal. P6LED0 indicates information is defined by register or EEPROM.
P5LED2/GPIO0	73	I/O _{PU}	-	Port 5 LED2 Output Signal. P5LED2 indicates information is defined by register or EEPROM.

Pin Name	Pin No.	Type	Drive (mA)	Description
P5LED1	75	I/O _{PU}	-	Port 5 LED1 Output Signal. P5LED1 indicates information is defined by register or EEPROM.
P5LED0/ RESERVED	74	I/O _{PU}	-	Port 5 LED0 Output Signal. P5LED0 indicates information is defined by register or EEPROM.
P4LED2	79	I/O _{PU}	-	Port 4 LED2 Output Signal. P4LED2 indicates information is defined by register or EEPROM.
P4LED1	81	I/O _{PU}	-	Port 4 LED1 Output Signal. P4LED1 indicates information is defined by register or EEPROM.
P4LED0/ EEPROM_MOD	80	I/O _{PU}	-	Port 4 LED0 Output Signal. P4LED0 indicates information is defined by register or EEPROM.
P3LED2/ EN_PWRLIGHT	83	I/O _{PU}	-	Port 3 LED2 Output Signal. P3LED2 indicates information is defined by register or EEPROM.
P3LED1	82	I/O _{PU}	-	Port 3 LED1 Output Signal. P3LED1 indicates information is defined by register or EEPROM.
P3LED0/ EN_FLASH	84	I/O _{PU}	-	Port 3 LED0 Output Signal. P3LED0 indicates information is defined by register or EEPROM.
P2LED2/ DIS_8051	85	I/O _{PU}	-	Port 2 LED2 Output Signal. P2LED2 indicates information is defined by register or EEPROM.
P2LED1	87	I/O _{PU}	-	Port 2 LED1 Output Signal. P2LED1 indicates information is defined by register or EEPROM.
P2LED0/ DISAUTOLOAD	86	I/O _{PU}	-	Port 2 LED0 Output Signal. P2LED0 indicates information is defined by register or EEPROM.
P1LED2/ SMI_SEL1	88	I/O _{PU}	-	Port 1 LED2 Output Signal. P1LED2 indicates information is defined by register or EEPROM.
P1LED1	90	I/O _{PU}	-	Port 1 LED1 Output Signal. P1LED1 indicates information is defined by register or EEPROM.
P1LED0/ MID29	89	I/O _{PU}	-	Port 1 LED0 Output Signal. P1LED0 indicates information is defined by register or EEPROM.
P0LED2/ EN_PHY	91	I/O _{PU}	-	Port 0 LED2 Output Signal. P0LED2 indicates information is defined by register or EEPROM.
P0LED1/ LED_DA	93	I/O _{PU}	-	Port 0 LED1 Output Signal. P0LED1 indicates information is defined by register or EEPROM.
P0LED0/ LED_CK/ SMI_SEL1	94	I/O _{PU}	-	Port 0 LED0 Output Signal. P0LED0 indicates information is the same as P7LED0 and is defined by register or EEPROM.

Note: See section 9.19 LED Indicator, page 35 for details.

7.3. Scan Mode LED Pins

Table 4. Scan Mode LED Pins

Pin Name	Pin No.	Type	Drive (mA)	Description
SLED_G1A/P3LED1/GPIO5	82	I/O _{PU}	-	Scan Mode LED Group A G1A Output Signal.
SLED_G2A/LED_DA/P0LED1	93	I/O _{PU}	-	Scan Mode LED Group A G2A Output Signal.
SLED_P0_4A/GPIO2/EN_PHY/P0LED2	91	I/O _{PU}	-	Scan Mode LED Group A P0_4A Output Signal.
SLED_P1_5A/P1LED1	90	I/O _{PU}	-	Scan Mode Group A LED P1_5A Output Signal.
SLED_P2_6A/P1LED0/MID29	89	I/O _{PU}	-	Scan Mode LED Group A P2_6A Output Signal.
SLED_P3_7A/P1LED2/SMI_SEL1	88	I/O _{PU}	-	Scan Mode LED Group A P3_7A Output Signal.
SLED_G1B/P2LED1/GPIO4	87	I/O _{PU}	-	Scan Mode LED Group B G1B Output Signal.
SLED_P0B/P2LED0/DISAUTOLOAD	86	I/O _{PU}	-	Scan Mode LED Group B P0B Output Signal.
SLED_P1B/P2LED2/DIS_8051	85	I/O _{PU}	-	Scan Mode LED Group B P1B Output Signal.
SLED_P2B/P3LED0/EN_FLASH	84	I/O _{PU}	-	Scan Mode LED Group B P2B Output Signal.
SLED_P3B/P3LED2/EN_PWRLIGHT	83	I/O _{PU}	-	Scan Mode LED Group B P3B Output Signal.
SLED_P4B/LED_CK/P0LED0/SMI_SEL0	94	I/O _{PU}	-	Scan Mode LED Group B P4B Output Signal.
SLED_P5B/P4LED1/GPIO6	81	I/O _{PU}	-	Scan Mode LED Group B P5B Output Signal.
SLED_P6B/P4LED0/EEPROM_MOD	80	I/O _{PU}	-	Scan Mode LED Group B P6B Output Signal.
SLED_P7B/P4LED2/GPIO3	79	I/O _{PU}	-	Scan Mode LED Group B P7B Output Signal.

Note: See section 9.19.2 Scan LED Mode, page 36 for details.

7.4. Configuration Strapping Pins

Table 5. Configuration Strapping Pins

Pin Name	Pin No.	Type	Description
RESERVED/ P5LED0	74	I/O _{PU}	Internal Use/Reserved. <i>Note: This pin must be kept floating, or pulled high via an external 4.7k ohm resistor upon power on or reset.</i> <i>When pulled high, the LED output polarity will be low active. See section 9.19 LED Indicator, page 35 for more details.</i>
EEPROM_MOD/ P4LED0	80	I/O _{PU}	EEPROM Mode Selection. Pull Up: EEPROM 24Cxx Size greater than 16Kbits (24C32~) Pull Down: EEPROM 24Cxx Size less than or equal to 16Kbit (24C02~24C16). <i>Note: This pin must be kept floating, or pulled high or low via an external 4.7k ohm resistor upon power on or reset.</i> <i>When this pin is pulled low, the LED output polarity will be high active. When this pin is pulled high, the LED output polarity will change from high active to low active. See section 9.19 LED Indicator, page 35 for more details.</i>
EN_PWRLIGHT/ P3LED2	83	I/O _{PU}	Enable Power On Light. Pull Up: Enable Power On Light Pull Down: Disable Power On Light. <i>Note: This pin must be kept floating, or pulled high or low via an external 4.7k ohm resistor upon power on or reset.</i> <i>When this pin is pulled low, the LED output polarity will be high active. When this pin is pulled high, the LED output polarity will change from high active to low active. See section 9.19 LED Indicator, page 35 for more details.</i>
EN_FLASH/ P3LED0	84	I/O _{PU}	Enable SPI FLASH Interface. Pull Up: Enable FLASH interface Pull Down: Disable FLASH interface <i>Note 1: The strapping pin DISAUTOLOAD, DIS_8051, and EN_SPIF are for power on or reset initial stage configuration. Refer to Table 6 Configuration Strapping Pins (DISAUTOLOAD, DIS_8051, and EN_SPIF), page 16 for details.</i> <i>Note 2: This pin must be kept floating, or pulled high or low via an external 4.7k ohm resistor upon power on or reset.</i> <i>When this pin is pulled low, the LED output polarity will be high active. When this pin is pulled high, the LED output polarity will change from high active to low active. See section 9.19 LED Indicator, page 35 for more details.</i>

Pin Name	Pin No.	Type	Description
DIS_8051/P2LED2	85	I/O _{PU}	Disable Embedded 8051. Pull Up: Disable embedded 8051 upon power on or reset Pull Down: Enable embedded 8051 upon power on or reset <i>Note: This pin must be kept floating, or pulled high or low via an external 4.7k ohm resistor upon power on or reset.</i> <i>When this pin is pulled low, the LED output polarity will be high active. When this pin is pulled high, the LED output polarity will change from high active to low active. See section 9.19 LED Indicator, page 35 for more details.</i>
DISAUTOLOAD/P2LED0	86	I/O _{PU}	Disable EEPROM Autoload. Pull Up: Disable EEPROM autoload upon power on or reset Pull Down: Enable EEPROM autoload upon power on or reset <i>Note1: When DIS_8051=1 and DISAUTOLOAD=0, the EEPROM data will be treat as register configuration data upon power on or reset initial stage. When DIS_8051 = 0 and DISAUTOLOAD =0, the EEPROM data will be loaded to embedded 8051 instruction memory upon power on or reset.</i> <i>Note2: This pin must be kept floating, or pulled high or low via an external 4.7k ohm resistor upon power on or reset.</i> <i>When this pin is pulled low, the LED output polarity will be high active. When this pin is pulled high, the LED output polarity will change from high active to low active. See section 9.19 LED Indicator, page 35 for more details.</i>
SMI_SEL1/ P1LED2	88	I/O _{PU}	EEPROM SMI/MII Management Interface Selection 1. <i>Note: This pin must be kept floating, or pulled high or low via an external 4.7k ohm resistor upon power on or reset.</i> <i>When this pin is pulled low, the LED output polarity will be high active. When this pin is pulled high, the LED output polarity will change from high active to low active. See section 9.19 LED Indicator, page 35 for more details.</i>
MID29/ P1LED0	89	I/O _{PU}	Slave SMI (MDC/MDIO) Device Address. Pull Up: Slave SMI (MDC/MDIO) Device Address is d'29 Pull Down: Slave SMI (MDC/MDIO) Device Address is 0 <i>Note: This pin must be kept floating, or pulled high or low via an external 4.7k ohm resistor upon power on or reset.</i> <i>When pulled high, the LED output polarity will be low active. See section 9.19 LED Indicator, page 35 for more details.</i>
EN_PHY/ P0LED2	91	I/O _{PU}	Enable Embedded PHY. Pull Up: Enable embedded PHY Pull Down: Disable embedded PHY <i>Note: This pin must be kept floating, or pulled high or low via an external 4.7k ohm resistor upon power on or reset.</i> <i>When pulled high, the LED output polarity will be low active. See section 9.19 LED Indicator, page 35 for more details.</i>

Pin Name	Pin No.	Type	Description
SMI_SEL0/P0LED0/ LED_CK	94	I/O _{PU}	EEPROM SMI/MII Management Interface Selection 0. SMI_SEL[1:0]: 2b'00: LSB I2C 2b'01: MSB I2C 2b'10: MDC/MDIO Mode 2b'11: RTK I2C Mode <i>Note: This pin must be kept floating, or pulled high or low via an external 4.7k ohm resistor upon power on or reset. When pulled high, the LED output polarity will be low active. See section 9.19 LED Indicator, page 35 for more details.</i>

7.5. Configuration Strapping Pins (*DISAUTOLOAD, DIS_8051, and EN_SPIF*)

Table 6. Configuration Strapping Pins (DISAUTOLOAD, DIS_8051, and EN_SPIF)

DISAUTOLOAD	DIS_8051	EN_SPIF	Initial Stage (Power On or Reset) Loading Data	
			From	To
0	0	0	EEPROM	Embedded 8051 Instruction Memory
		1	FLASH	Embedded 8051 Instruction Memory
	1	0	EEPROM	Register
1	Irrelevant	Irrelevant	Do Nothing	Do Nothing

7.6. Miscellaneous Pins

Table 7. Miscellaneous Pins

Pin Name	Pin No.	Type	Description
XTALI	98	AI	25MHz Crystal Clock Input and Feedback Pin. 25MHz +/-50ppm tolerance crystal reference or oscillator input.
XTALO	97	AO	25MHz Crystal Clock Output Pin. 25MHz +/-50ppm tolerance crystal output.
MDIREF	17	AO	Reference Resistor. A 2.49K ohm (1%) resistor must be connected between MDIREF and GND.
RESERVED	65	AO	Reserved. Must be left floating in normal operation.
RESERVED	66	AO	Reserved. Must be left floating in normal operation.
SCK/MMD_MDC	100	I/O	EEPROM SMI Interface Clock/MII Management Interface Clock (selected via the hardware strapping pin 88 & pin 94, SMI_SEL1 & SMI_SEL0).
SDA/MMD_MDIO	101	I/O	EEPROM SMI Interface Data/MII Management Interface Data (selected via the hardware strapping pin 88 & pin 94, SMI_SEL1 & SMI_SEL0).

Pin Name	Pin No.	Type	Description
nRESET	99	I _S	System Reset Input Pin. When low active will reset the RTL8370N-VB.
P5LED2/GPIO0	73	I/O _{PU}	General Purpose Input/Output Interfaces IO0.
P6LED0/GPIO1	71	I/O _{PU}	General Purpose Input/Output Interfaces IO1.
P6LED2/SPIF_CS	70	I/O _{PU}	Chip Selection (FLASH Interface).
P7LED1/SPIF_D1	69	I/O _{PU}	Serial Data 1 (FLASH Interface).
P7LED0/SPIF_D0	68	I/O _{PU}	Serial Data 0 (FLASH Interface).
P7LED2/SPIF_CLK	67	I/O _{PU}	Serial Clock (FLASH Interface).
P0LED2/SLED_P0_4A/ GPIO2/EN_PHY	91	I/O _{PU}	General Purpose Input/Output Interfaces IO2.
P4LED2/SLED_P7B/ GPIO3	79	I/O _{PU}	General Purpose Input/Output Interfaces IO3.
P2LED1/SLED_G1B/ GPIO4	87	I/O _{PU}	General Purpose Input/Output Interfaces IO4.
P3LED1/SLED_G1A/ GPIO5	82	I/O _{PU}	General Purpose Input/Output Interfaces IO5.
P4LED1/SLED_P5B/ GPIO6	81	I/O _{PU}	General Purpose Input/Output Interfaces IO6.
P6LED1/GPIO7	72	I/O _{PU}	General Purpose Input/Output Interfaces IO7.

7.7. Test Pins

Table 8. Test Pins

Pin Name	Pin No.	Type	Description
ATESTCK0	123	AO	Reserved for Internal Use. Must be left floating.

7.8. Power and GND Pins

Table 9. Power and GND Pins

Pin Name	Pin No.	Type	Description
DVDDIO	77	P	Digital I/O High Voltage Power for INTERRUPT, SMI, nRESET
DVDDL	20, 21, 22, 23, 76, 78, 92, 95	P	Digital Low Voltage Power.
AVDDH	5, 15, 19, 24, 34, 54, 64, 96, 102, 112	AP	Analog High Voltage Power.
AVDDL	10, 18, 29, 39, 49, 59, 107, 117, 128	AP	Analog Low Voltage Power.
PLLVDDL0	122	AP	PLL0 Low Voltage Power.
PLLVDDL1	44	AP	PLL1 Low Voltage Power.
GND	EPAD	G	GND.

Pin Name	Pin No.	Type	Description
AGND	15	AG	Analog GND.

8. Physical Layer Functional Overview

8.1. MDI Interface

The RTL8370N-VB embeds eight Gigabit Ethernet PHYs in one chip. Each port uses a single common MDI interface to support 1000Base-T, 100Base-Tx, and 10Base-T. This interface consists of four signal pairs-A, B, C, and D. Each signal pair consists of two bi-directional pins that can transmit and receive at the same time. The MDI interface has internal termination resistors, and therefore reduces BOM cost and PCB complexity. For 1000Base-T, all four pairs are used in both directions at the same time. For 10/100 links and during auto-negotiation, only pairs A and B are used.

8.2. 1000Base-T Transmit Function

The 1000Base-TX transmit function performs 8B/10B coding, scrambling, and 4D-PAM5 encoding. These code groups are passed through a waveform-shaping filter to minimize EMI effects, and are transmitted onto 4-pair CAT5 cable at 125MBaud/s through a D/A converter.

8.3. 1000Base-T Receive Function

Input signals from the media pass through the sophisticated on-chip hybrid circuit to subtract the transmitted signal from the input signal for effective reduction of near-end echo. The received signal is then processed with state-of-the-art technology, e.g., adaptive equalization, BLW (Baseline Wander) correction, cross-talk cancellation, echo cancellation, timing recovery, error correction, and 4D-PAM5 decoding. The 8-bit-wide data is recovered and is sent to the GMII interface at a clock speed of 125MHz. The RX MAC retrieves the packet data from the internal receive MII/GMII interface and sends it to the packet buffer manager.

8.4. 100Base-TX Transmit Function

The 100Base-TX transmit function performs parallel to serial conversion, 4B/5B coding, scrambling, NRZ/NRZI conversion, and MLT-3 encoding. The 5-bit serial data stream after 4B/5B coding is then scrambled as defined by the TP-PMD Stream Cipher function to flatten the power spectrum energy such that EMI effects can be reduced significantly.

The scrambled seed is based on PHY addresses and is unique for each port. After scrambling, the bit stream is driven onto the network media in the form of MLT-3 signaling. The MLT-3 multi-level signaling technology moves the power spectrum energy from high frequency to low frequency, which also reduces EMI emissions.

8.5. 100Base-TX Receive Function

The receive path includes a receiver composed of an adaptive equalizer and DC restoration circuits (to compensate for an incoming distorted MLT-3 signal), an MLT-3 to NRZI and NRZI to NRZ converter to convert analog signals to digital bit-stream, and a PLL circuit to clock data bits with minimum bit error rate. A de-scrambler, 5B/4B decoder, and serial-to-parallel conversion circuits are followed by the PLL circuit. Finally, the converted parallel data is fed into the MAC.

8.6. 10Base-T Transmit Function

The output 10Base-T waveform is Manchester-encoded before it is driven onto the network media. The internal filter shapes the driven signals to reduce EMI emissions, eliminating the need for an external filter.

8.7. 10Base-T Receive Function

The Manchester decoder converts the incoming serial stream to NRZ data when the squelch circuit detects the signal level is above squelch level.

8.8. Auto-Negotiation for UTP

The RTL8370N-VB obtains the states of duplex, speed, and flow control ability for each port in UTP mode through the auto-negotiation mechanism defined in the IEEE 802.3 specifications. During auto-negotiation, each port advertises its ability to its link partner and compares its ability with advertisements received from its link partner. By default, the RTL8370N-VB advertises full capabilities (1000Full, 100Full, 100Half, 10Full, 10Half) together with flow control ability.

8.9. Crossover Detection and Auto Correction

The RTL8370N-VB automatically determines whether or not it needs to crossover between pairs (see Table 10) so that an external crossover cable is not required. When connecting to another device that does not perform MDI crossover, when necessary, the RTL8370N-VB automatically switches its pin pairs to communicate with the remote device. When connecting to another device that does have MDI crossover capability, an algorithm determines which end performs the crossover function.

The crossover detection and auto correction function can be disabled via register configuration. The pin mapping in MDI and MDI Crossover mode is given below.

Table 10. Media Dependent Interface Pin Mapping

Pairs	MDI			MDI Crossover		
	1000Base-T	100Base-TX	10Base-T	1000Base-T	100Base-TX	10Base-T
A	A	TX	TX	B	RX	RX
B	B	RX	RX	A	TX	TX
C	C	Unused	Unused	D	Unused	Unused
D	D	Unused	Unused	C	Unused	Unused

8.10. Polarity Correction

The RTL8370N-VB automatically corrects polarity errors on the receiver pairs in 1000Base-T and 10Base-T modes. In 100Base-TX mode, the polarity is irrelevant.

In 1000Base-T mode, receive polarity errors are automatically corrected based on the sequence of idle symbols. Once the de-scrambler is locked, the polarity is also locked on all pairs. The polarity becomes unlocked only when the receiver loses lock.

In 10Base-T mode, polarity errors are corrected based on the detection of valid spaced link pulses. The detection begins during the MDI crossover detection phase and locks when the 10Base-T link is up. The polarity becomes unlocked when the link is down.




Figure 4. Conceptual Example of Polarity Correction

9. General Function Description

9.1. *Reset*

9.1.1. Hardware Reset

In a power-on reset, an internal power-on reset pulse is generated and the RTL8370N-VB will start the reset initialization procedures. These are:

- Determine various default settings via the hardware strap pins at the end of the nRESET signal
- Autoload the configuration from EEPROM if EEPROM is detected
- Complete the embedded SRAM BIST process
- Initialize the packet buffer descriptor allocation
- Initialize the internal registers and prepare them to be accessed by the external CPU

9.1.2. Software Reset

The RTL8370N-VB supports two software resets; a chip reset and a soft reset.

9.1.2.1 *CHIP_RESET*

When CHIP_RESET is set to 0b1 (write and self-clear), the chip will take the following steps:

1. Download configuration from strap pin and EEPROM
2. Start embedded SRAM BIST (Built-In Self Test)
3. Clear all the Lookup and VLAN tables
4. Reset all registers to default values
5. Restart the auto-negotiation process

9.1.2.2 *SOFT_RESET*

When SOFT_RESET is set to 0b1 (write and self-clear), the chip will take the following steps:

1. Clear the FIFO and re-start the packet buffer link list
2. Restart the auto-negotiation process

9.2. *IEEE 802.3x Full Duplex Flow Control*

The RTL8370N-VB supports IEEE 802.3x flow control in 10/100/1000M modes. Flow control can be decided in two ways:

- When Auto-Negotiation is enabled, flow control depends on the result of NWay
- When Auto-Negotiation is disabled, flow control depends on register definition

9.3. *Half Duplex Flow Control*

In half duplex mode, the CSMA/CD media access method is the means by which two or more stations share a common transmission medium. To transmit, a station waits (defers) for a quiet period on the medium (that is, no other station is transmitting) and then sends the intended message in bit-serial form. If the message collides with that of another station, then each transmitting station intentionally transmits for an additional predefined period to ensure propagation of the collision throughout the system. The station remains silent for a random amount of time (backoff) before attempting to transmit again.

When a transmission attempt has terminated due to a collision, it is retried until it is successful. The scheduling of the retransmissions is determined by a controlled randomization process called “truncated binary exponential backoff”. At the end of enforcing a collision (jamming), the switch delays before attempting to retransmit the frame. The delay is an integer multiple of slot time (512 bit times). The number of slot times to delay before the *n*th retransmission attempt is chosen as a uniformly distributed random integer ‘*r*’ in the range:

$$0 \leq r < 2^k$$

where:

$k = \min(n, \text{backoffLimit})$. The backoffLimit for the RTL8370N-VB is 9.

The half duplex back-off algorithm in the RTL8370N-VB does not have the maximum retry count limitation of 16 (as defined in IEEE 802.3). This means packets in the switch will not be dropped if the back-off retry count is over 16.

9.3.1. Back-Pressure Mode

In Back-Pressure mode, the RTL8370N-VB sends a 4-byte jam pattern (data=0xAA) to collide with incoming packets when congestion control is activated. The Jam pattern collides at the fourth byte counted from the preamble. RTL8370N-VB supports 48PASS1, which receives one packet after 48 consecutive jam collisions (data collisions are not included in the 48). Enable this function to prevent port partition after 63 consecutive collisions (data collisions + consecutive jam collisions).

9.4. Search and Learning

Search

When a packet is received, the RTL8370N-VB uses the destination MAC address, Filtering Identifier (FID) /VID and Enhanced Filtering Identifier (EFID) to search the 4K-entry look-up table. The 48-bit MAC address, 4-bit FID/12-bit VID and 3-bit EFID use a hash algorithm to calculate an 10-bit index value. The RTL8370N-VB uses the index to compare the packet MAC address with the entries (MAC addresses) in the look-up table. This is the ‘Address Search’. If the destination MAC address is not found, the switch will broadcast the packet according to VLAN configuration.

Learning

The RTL8370N-VB uses the source MAC address, FID/VID, and EFID of the incoming packet to hash into an 10-bit index. It then compares the source MAC address with the data (MAC addresses) in this index. If there is a match with one of the entries, the RTL8370N-VB will update the entry with new information. If there is no match and the 4K entries are not all occupied by other MAC addresses, the RTL8370N-VB will record the source MAC address and ingress port number into an empty entry. This process is called ‘Learning’.

The RTL8370N-VB supports a 64-entry Content Addressable Memory (CAM) to avoid look-up table hash collisions. When all 4K entries in the look-up table index are occupied, the source MAC address can be learned into the 64-entry CAM. If both the look-up table and the CAM are full, the source MAC address will not be learned in the RTL8370N-VB.

Address aging is used to keep the contents of the address table correct in a dynamic network topology. The look-up engine will update the time stamp information of an entry whenever the corresponding source MAC address appears. An entry will be invalid (aged out) if its time stamp information is not refreshed by the address learning process during the aging time period. The aging time of the RTL8370N-VB is between 200 and 400 seconds (typical is 300 seconds).

9.5. SVL & IVL/SVL

The RTL8370N-VB supports a 16-group Filtering Identifier (FID) for L2 search and learning. In default operation, all VLAN entries belong to the same FID. This is called Shared VLAN Learning (SVL). If VLAN entries are configured to different FIDs, then the same source MAC address with multiple FIDs can be learned into different look-up table entries. This is called Independent VLAN Learning and Shared VLAN Learning (IVL/SVL).

9.6. Illegal Frame Filtering

Illegal frames such as CRC error packets, runt packets (length <64 bytes), and oversize packets (length >maximum length) will be discarded by the RTL8370N-VB. The maximum packet length may be set to 1522, 1536, 1552, or 16K bytes.

9.7. IEEE 802.3 Reserved Group Addresses Filtering Control

The RTL8370N-VB supports the ability to drop/forward IEEE 802.3 specified reserved group MAC addresses: 01-80-C2-00-00-00 to 01-80-C2-00-00-2F. The default setting enables forwarding of these reserved group MAC address control frames. Frames with group MAC address 01-80-C2-00-00-01 (802.3x Pause) and 01-80-C2-00-00-02 (802.3ad LACP) will always be filtered. Table 11 shows the Reserved Multicast Address (RMA) configuration mode from 01-80-C2-00-00-00 to 01-80-C2-00-00-2F.

Table 11. Reserved Multicast Address Configuration Table

Assignment	Value
Bridge Group Address	01-80-C2-00-00-00
IEEE Std 802.3, 1988 Edition, Full Duplex PAUSE Operation	01-80-C2-00-00-01
IEEE Std 802.3ad Slow Protocols-Multicast Address	01-80-C2-00-00-02
IEEE Std 802.1X PAE Address	01-80-C2-00-00-03
Provider Bridge Group Address	01-80-C2-00-00-08
Provider Bridge GVRP Address	01-80-C2-00-00-0D
Undefined 802.1 Bridge Address	01-80-C2-00-00-04 ~ 01-80-C2-00-00-07 & 01-80-C2-00-00-09 ~ 01-80-C2-00-00-0C & 01-80-C2-00-00-0F
All LANs Bridge Management Group Address	01-80-C2-00-00-10
Load Server Generic Address	01-80-C2-00-00-11
Loadable Device Generic Address	01-80-C2-00-00-12
Generic Address for All Manager Stations	01-80-C2-00-00-18
Generic Address for All Agent Stations	01-80-C2-00-00-1A
Reserved	01-80-C2-00-00-13 ~ 01-80-C2-00-00-17 & 01-80-C2-00-00-19 & 01-80-C2-00-00-1B ~ 01-80-C2-00-00-1F
GMRP Address	01-80-C2-00-00-20
GVRP Address	01-80-C2-00-00-21
Undefined GARP Address	01-80-C2-00-00-22 01-80-C2-00-00-2F
CDP(Cisco Discovery Protocol)	01-00-0C-CC-CC-CC
Cisco Shared Spanning Tree Protocol	01-00-0C-CC-CC-CD
LLDP	(01:80:c2:00:00:0e or 01:80:c2:00:00:03 or 01:80:c2:00:00:00) && ethertype = 0x88CC

9.8. Broadcast/Multicast/Unknown DA Storm Control

The RTL8370N-VB enables or disables per-port broadcast/multicast/unknown DA storm control by setting registers (default is disabled). After the receiving rate of broadcast/multicast/unknown DA packets exceeds a reference rate, all other broadcast/multicast/unknown DA packets will be dropped. The reference rate is set via register configuration.

9.9. Port Security Function

The RTL8370N-VB supports three types of security function to prevent malicious attacks:

- Per-port enable/disable SA auto-learning for an ingress packet
- Per-port enable/disable look-up table aging update function for an ingress packet
- Per-port enable/disable drop all unknown DA packets

9.10. MIB Counters

The RTL8370N-VB supports a set of counters to support management functions.

- MIB-II (RFC 1213)
- Ethernet-Like MIB (RFC 3635)
- Interface Group MIB (RFC 2863)
- RMON (RFC 2819)
- Bridge MIB (RFC 1493)
- Bridge MIB Extension (RFC 2674)

9.11. Port Mirroring

The RTL8370N-VB supports one set of port mirroring functions for all ports. The TX, or RX, or both TX/RX packets of the source port can be monitored from a mirror port.

9.12. VLAN Function

The RTL8370N-VB supports 4K VLAN groups. These can be configured as port-based VLANs, IEEE 802.1Q tag-based VLANs, and Protocol-based VLANs. Two ingress-filtering and egress-filtering options provide flexible VLAN configuration:

Ingress Filtering

- The acceptable frame type of the ingress process can be set to ‘Admit All’ or ‘Admit All Tagged’ or ‘Admit all untagged and priority tagged’. The acceptance of two special VIDs could be controlled. One of them is “VID = 0”, the other is “VID = 4095”. Vlan tagged packet with “VID = 0” is always treated as priority tag packet. But Vlan tagged packet with “VID = 4095” could be treated as untag packet or tagged packet during acceptance.
- ‘Admit’ or ‘Discard’ frames associated with a VLAN for which ingress port is not in the member set

Egress Filtering

- ‘Forward’ or ‘Discard’ VLAN frames for packet’s egress port is not in vlan member set
- ‘Forward’ or ‘Discard’ IGMP/MLD frames between different VLAN domains
- ‘Forward’ or ‘Discard’ IP Multicast frames between different VLAN domains
- ‘Forward’ or ‘Discard’ mirrored frames between different VLAN domains
- ‘Forward’ or ‘Discard’ reserved multicast frames between different VLAN domains

The VLAN tag can be inserted or removed at the output port. The RTL8370N-VB will insert a Port VID (PVID) for untagged frames, or remove the tag from tagged frames. The RTL8370N-VB also supports a

special insert VLAN tag function to separate traffic from the WAN and LAN sides in Router and Gateway applications.

In router applications, the router may want to know which input port this packet came from. The RTL8370N-VB supports Port VID (PVID) for each port and can insert a PVID in the VLAN tag on egress. Using this function, VID information carried in the VLAN tag will be changed to PVID. The RTL8370N-VB also provides an option to admit VLAN tagged packets with a specific PVID only. If this function is enabled, it will drop non-tagged packets and packets with an incorrect PVID.

9.12.1. Port-Based VLAN

This default configuration of the VLAN function can be modified via an attached serial EEPROM or EEPROM SMI Slave interface. The 4K-entry VLAN Table designed into the RTL8370N-VB provides full flexibility for users to configure the input ports to associate with different VLAN groups. Each input port can join with more than one VLAN group.

Port-based VLAN mapping is the simplest implicit mapping rule. Each ingress packet is assigned to a VLAN group based on the input port. It is not necessary to parse and inspect frames in real-time to determine their VLAN association. All the packets received on a given input port will be forwarded to this port's VLAN members.

9.12.2. IEEE 802.1Q Tag-Based VLAN

The RTL8370N-VB supports 4K VLAN entries to perform 802.1Q tag-based VLAN mapping. In 802.1Q VLAN mapping, the RTL8370N-VB uses a 12-bit explicit identifier in the VLAN tag to associate received packets with a VLAN. The RTL8370N-VB compares the explicit identifier in the VLAN tag with the 4K VLAN Table to determine the VLAN association of this packet, and then forwards this packet to the member set of that VLAN. The VLAN association of Two special vlan packet could be controlled. One of them is “VID = 0” , the other is “VID = 4095”, These two packets should be forwarded as untagged packet or tagged packet.

When ‘802.1Q tag aware VLAN’ is enabled, the RTL8370N-VB performs 802.1Q tag-based VLAN mapping for tagged frames, but still performs port-based VLAN mapping for untagged frames. If ‘802.1Q tag aware VLAN’ is disabled, the RTL8370N-VB performs only port-based VLAN mapping both on non-tagged and tagged frames. The processing flow when ‘802.1Q tag aware VLAN’ is enabled is illustrated below.

Two VLAN ingress filtering functions are supported in registers by the RTL8370N-VB. One is the ‘VLAN tag admit control’, which provides the ability to receive VLAN-tagged frames only. Untagged or priority tagged (VID=0) frames will be dropped. The other is ‘VLAN member set ingress filtering’, which will drop frames if the ingress port is not in the member set.

9.12.3. Protocol-Based VLAN

The RTL8370N-VB supports a 4-group Protocol-based VLAN configuration. The packet format can be RFC 1042, LLC, or Ethernet, as shown in Figure 5. There are 4 configuration tables to assign the frame type and corresponding field value. Taking IP packet configuration as an example, the user can configure the frame type to be 'Ethernet' and value to be '0x0800'. Each table will index to one of the entries in the 4K-entry VLAN table. The packet stream will match the protocol type and the value will follow the VLAN member configuration of the indexed entry to forward the packets.




Figure 5. Protocol-Based VLAN Frame Format and Flow Chart

9.12.4. Port VID

In a router application, the router may want to know which input port this packet came from. The RTL8370N-VB supports Port VID (PVID) for each port to insert a PVID in the VLAN tag for untagged or priority tagged packets on egress. When 802.1Q tag-aware VLAN is enabled, VLAN tag admit control is enabled, and non-PVID Discard is enabled at the same time. When these functions are enabled, the RTL8370N-VB will drop non-tagged packets and packets with an incorrect PVID.

9.13. QoS Function

The RTL8370N-VB supports 8 priority queues and input bandwidth control. Packet priority selection can depend on Port-based priority, 802.1p/Q Tag-based priority, IPv4/IPv6 DSCP-based priority, and ACL-based priority. When multiple priorities are enabled in the RTL8370N-VB, the packet's priority will be assigned based on the priority selection table.

Each queue has one leaky bucket for Average Packet Rate. Per-queue in each output port can be set as Strict Priority (SP) or Weighted Fair Queue (WFQ) for packet scheduling algorithm.

9.13.1. Input Bandwidth Control

Input bandwidth control limits the input bandwidth. When input traffic is more than the RX Bandwidth parameter, this port will either send out a 'pause ON' frame, or drop the input packet depending on register setup. Per-port input bandwidth control rates can be set from 8Kbps to 1Gbps (in 8Kbps steps).

9.13.2. Priority Assignment

Priority assignment specifies the priority of a received packet according to various rules. The RTL8370N-VB can recognize the QoS priority information of incoming packets to give a different egress service priority.

The RTL8370N-VB identifies the priority of packets based on several types of QoS priority information:

- Port-based priority
- 802.1p/Q-based priority
- IPv4/IPv6 DSCP-based priority
- ACL-based priority
- CVLAN-Based priority
- SMAC-Based/LUTFWD-Based priority
- SVLAN-Based priority

9.13.3. Priority Queue Scheduling

The RTL8370N-VB supports MAX-MIN packet scheduling.

Packet scheduling offers two modes:

- APR leaky bucket, which specifies the average rate of one queue
- Weighted Fair Queue (WFQ), which decides which queue is selected in one slot time to guarantee the minimal packet rate of one queue

In addition, each queue of each port can select Strict Priority or WFQ packet scheduling according to packet scheduling mode. Figure 6 shows the RTL8370N-VB packet-scheduling diagram.




Figure 6. RTL8370N-VB MAX-MIN Scheduling Diagram

9.13.4. IEEE 802.1p/Q and DSCP Remarking

The RTL8370N-VB supports the IEEE 802.1p/Q and IP DSCP (Differentiated Services Code Point) remarking function. When packets egress from one of the 4 queues, the packet's 802.1p/Q priority and IP DSCP can optionally be remarked to a configured value. Each output queue has a 3-bit 802.1p/Q, and a 6-bit IP DSCP value configuration register.

9.13.5. ACL-Based Priority

The RTL8370N-VB supports 96-entry ACL (Access Control List) rules. When a packet is received, its physical port, Layer2, Layer3, and Layer4 information are recorded and compared to ACL entries.

If a received packet matches multiple entries, the entry with the lowest address is valid. If the entry is valid, the action bit and priority bit will be applied.

- If the action bit is ‘Drop’, the packet will be dropped. If the action bit is ‘CPU’, the packet will be trapped to the CPU instead of forwarded to non-CPU ports (except where it will be dropped by rules other than the ACL rule)
- If the action bit is ‘Permit’, ACL rules will override other rules
- If the action bit is ‘Mirror’, the packet will be forwarded to the mirror port and the L2 lookup result destination port. The mirror port indicates the port configured in the port mirror mechanism
- The priority bit will take effect only if the action bit is ‘CPU’, ‘Permit’, and ‘Mirror’. The Priority bit is used to determine the packet queue ID according to the priority assignment mechanism

9.14. IGMP & MLD Snooping Function

The RTL8370N-VB supports IGMP v1/v2/v3 and MLD v1/v2 snooping. The RTL8370N-VB can process IGMP, MLD packets and write correct multicast entry to the lookup table.

9.15. IEEE 802.1x Function

The RTL8370N-VB supports IEEE 802.1x Port-based/MAC-based Access Control.

- Port-Based Access Control for each port
- Authorized Port-Based Access Control for each port
- Port-Based Access Control Direction for each port
- MAC-Based Access Control for each port
- MAC-Based Access Control Direction
- Optional Unauthorized Behavior
- Guest VLAN

9.15.1. Port-Based Access Control

Each port of the RTL8370N-VB can be set to 802.1x port-based authenticated checking function usage and authorized status. Ports with 802.1X unauthorized status will drop received/transmitted frames.

9.15.2. Authorized Port-Based Access Control

If a dedicated port is set to 802.1x port-based access control, and passes the 802.1x authorization, then its port authorization status can be set to authorized.

9.15.3. Port-Based Access Control Direction

Ports with 802.1X unauthorized status will drop received/transmitted frames only when port authorization direction is 'BOTH'. If the authorization direction of an 802.1X unauthorized port is IN, incoming frames to that port will be dropped, but outgoing frames will be transmitted.

9.15.4. MAC-Based Access Control

MAC-Based Access Control provides authentication for multiple logical ports. Each logical port represents a source MAC address. There are multiple logical ports for a physical port. When a logical port or a MAC address is authenticated, the relevant source MAC address has the authorization to access the network. A frame with a source MAC address that is not authenticated by the 802.1x function will be dropped or trapped to the CPU.

9.15.5. MAC-Based Access Control Direction

Unidirectional and bi-directional control are two methods used to process frames in 802.1x. As the system cannot predict which port the DA is on, a system-wide MAC-based access control direction setup is provided for determining whether receiving or bi-direction must be authorized.

If MAC-based access control direction is BOTH, then received frames with unauthenticated SA or unauthenticated DA will be dropped. When MAC-based access control direction is IN, only received frames with unauthenticated SA will be dropped.

9.15.6. Optional Unauthorized Behavior

Both in Port-Based Network Access Control and MAC-Based Access Control, a whole system control setup is provided to determine unauthorized frame dropping, trapping to CPU, or tagging as belonging to a Guest VLAN (see the following 'Guest VLAN' section).

9.15.7. Guest VLAN

When the RTL8370N-VB enables the Port-based or MAC-based 802.1x function, and the connected PC does not support the 802.1x function or does not pass the authentication procedure, the RTL8370N-VB will drop all packets from this port.

The RTL8370N-VB also supports one Guest VLAN to allow unauthorized ports or packets to be forwarded to a limited VLAN domain. The user can configure one VLAN ID and member set for these unauthorized packets.

9.16. IEEE 802.1D Function

When using IEEE 802.1D, the RTL8370N-VB supports 16 sets and four status' for each port for CPU implementation 802.1D (STP) and 802.1s (MSTP) function:

- Disabled: The port will not transmit/receive packets, and will not perform learning
- Blocking: The port will only receive BPDU spanning tree protocol packets, but will not transmit any packets, and will not perform learning
- Learning: The port will receive any packet, including BPDU spanning tree protocol packets, and will perform learning, but will only transmit BPDU spanning tree protocol packets
- Forwarding: The port will transmit/receive all packets, and will perform learning

The RTL8370N-VB also supports a per-port transmission/reception enable/disable function. Users can control the port state via register.

9.17. Embedded 8051

An 8051 MCU is embedded in the RTL8370N-VB to support management functions. The 8051 MCU can access all of the registers in the RTL8370N-VB through the internal bus. With the Network Interface Circuit (NIC) acting as the data path, the 8051 MCU connects to the switch core and can transmit frames to or receive frames from the Ether network. The features of the 8051 MCU are listed below:

- 256 Bytes fast internal RAM
- On-chip 48K Bytes data memory
- On-chip 16K Bytes code memory
- Supports code-banking
- 8K Bytes NIC buffer
- EEPROM read/write ability

9.18. Realtek Cable Test (RTCT)

The RTL8370N-VB physical layer transceivers use DSP technology to implement the Realtek Cable Test (RTCT) feature. The RTCT function can be used to detect short, open, or impedance mismatch in each differential pair. The RTL8370N-VB also provides LED support to indicate test status and results.

9.19. LED Indicator

The RTL8370N-VB supports parallel LEDs and scan mode LEDs for each port. Each port has three LED indicator pins, LED0, LED1, and LED2. Each pin may have different indicator information (defined in Table 12). Refer to section 7.2 Parallel LED Pins , page 11 for details. Upon reset, the RTL8370N-VB supports chip diagnostics and LED operation test by blinking all LEDs once.

Table 12. LED Definitions

LED Statuses	Description
LED_Off	LED pin Output disable.
Dup/Col	Duplex/Collision, Indicator. Blinking when collision occurs. Low for full duplex, and high for half duplex mode.
Link/Act	Link, Activity Indicator. Low for link established. Link/Act Blinking when the corresponding port is transmitting or receiving.
Spd1000	1000Mbps Speed Indicator. Low for 1000Mbps.
Spd100	100Mbps Speed Indicator. Low for 100Mbps.
Spd10	10Mbps Speed Indicator. Low for 10Mbps.
Spd1000/Act	1000Mbps Speed/Activity Indicator. Low for 1000Mbps. Blinking when the corresponding port is transmitting or receiving.
Spd100/Act	100Mbps Speed/Activity Indicator. Low for 100Mbps. Blinking when the corresponding port is transmitting or receiving.
Spd10/Act	10Mbps Speed/Activity Indicator. Low for 10Mbps. Blinking when the corresponding port is transmitting or receiving.
Spd100 (10)/Act	10/100Mbps Speed/Activity Indicator. Low for 10/100Mbps. Blinking when the corresponding port is transmitting or receiving.
Spd1000 (100)/Act	1000/100Mbps Speed/Activity Indicator. Low for 1000/100Mbps. Blinking when the corresponding port is transmitting or receiving.
Spd1000 (10)/Act	1000/10Mbps Speed/Activity Indicator. Low for 1000/10Mbps. Blinking when the corresponding port is transmitting or receiving.
Act	Activity Indicator. Act blinking when the corresponding port is transmitting or receiving.

9.19.1. Parallel LED Mode

The RTL8370N-VB supports parallel LED mode. The parallel LED pin also supports pin strapping configuration functions. The PnLED0, PnLED1, and PnLED2 pins are dual-function pins: input operation for configuration upon reset, and output operation for LED after reset. If the pin input is pulled high upon reset, the pin output is active low after reset. If the pin input is pulled down upon reset, the pin output is active high after reset. For details refer to Figure 7, page 36, and Figure 8, page 36. Typical values for pull-up/pull-down resistors are 4.7K Ω .


The PnLED1 can be combined with PnLED1 or PnLED2 as a Bi-color LED.

LED_PnLED1 should operate with the same polarity as other Bi-color LED pins. For example:

- P0LED1 should pull up upon reset if P0LED1 is combined with P0LED2 as a Bi-color LED, and P0LED2 input is pulled high upon reset. In this configuration, the output of these pins is active low after reset
- P0LED1 should be pulled down upon reset if P0LED1 is combined with P0LED2 as a Bi-color LED,


and P0LED2 input is pulled down upon reset. In this configuration, the output of these pins is active high after reset

Pull-Up



LED Pins Output Active Low


Pull-Down



LED Pins Output Active High


Figure 7. Pull-Up and Pull-Down of LED Pins for Single-Color LED

Pull-Up



LED Pins Output Active Low

Pull-Down



LED Pins Output Active High

Figure 8. Pull-Up and Pull-Down of LED Pins for Bi-Color LED

9.19.2. Scan LED Mode

The RTL8370N-VB provides scan LED mode to reduce LED pins but keep the same number of LED indicators as parallel LED mode. Each port includes one bi-color and one single-color LED. The bi-color LED consists of LED1 & LED 2 (Figure 10) and the single-color LED is driven by LED0 (Figure 9).

In the bi-color LED circuit, the 30K ohm parallel connected resistor must be used if the strapping pin on either side of the bi-color LED is pulled low. Otherwise it is not required. Some Scan mode LED pins also support strapping pins and will not affect the LED polarity.




Figure 9. Scan Mode LED Connection Diagram (Group A: Single-Color LED (LED0))




Figure 10. Scan Mode LED Connection Diagram (Group B: Bi-Color LED (LED1 & LED2))

9.20. Green Ethernet

9.20.1. Link-On and Cable Length Power Saving

The RTL8370N-VB provides link-on and dynamic detection of cable length and dynamic adjustment of power required for the detected cable length. This feature provides high performance with minimum power consumption.

9.20.2. Link-Down Power Saving

The RTL8370N-VB implements link-down power saving on a per-port basis, greatly cutting power consumption when the network cable is disconnected. After it detects an incoming signal, it wakes up from link-down power saving and operates in normal mode.

9.21. IEEE 802.3az Energy Efficient Ethernet (EEE) Function

The RTL8370N-VB support IEEE 802.3az Energy Efficient Ethernet ability for 1000Base-T, 100Base-TX in full duplex operation, and 10Base-T in full/half duplex mode.

The Energy Efficient Ethernet (EEE) optional operational mode combines the IEEE 802.3 Media Access Control (MAC) sub-layer with 100Base-T and 1000Base-T Physical Layers defined to support operation in Low Power Idle mode. When Low Power Idle mode is enabled, systems on both sides of the link can disable portions of the functionality and save power during periods of low link utilization.

- For 1000Base-T PHY: Supports Energy Efficient Ethernet with the optional function of Low Power Idle
- For 100Base-TX PHY: Supports Energy Efficient Ethernet with the optional function of Low Power Idle
- For 10Base-T, EEE defines a 10Mbps PHY (10Base-Te) with reduced transmit amplitude requirements. 10Base-Te is fully interoperable with 10Base-T PHYs over 100m of class-D (Cat-5) cable

The RTL8370N-VB MAC uses Low Power Idle signaling to indicate to the PHY, and to the link partner, that a break in the data stream is expected, and components may use this information to enter power saving modes that require additional time to resume normal operation. Similarly, it informs the LPI Client that the link partner has sent such an indication.

9.22. Interrupt Pin for External CPU

The RTL8370N-VB provides one Interrupt output pin to interrupt an external CPU. The polarity of the Interrupt output pin can be configured via register access. In configuration registers, each port has link-up and link-down interrupt flags with mask.

When port link-up or link-down interrupt mask is enabled, the RTL8370N-VB will raise the interrupt signal to alarm the external CPU. The CPU can read the interrupt flag to determine which port has changed to which status.

10. Interface Descriptions

10.1. *EEPROM SMI Host to EEPROM*

The EEPROM interface of the RTL8370N-VB uses the serial bus EEPROM Serial Management Interface (SMI) to read the 8K-bit 24C08 EEPROM. When the RTL8370N-VB is powered up, it drives SCK and SDA to read the registers from the EEPROM.




Figure 11. SMI Start and Stop Command




Figure 12. EEPROM SMI Host to EEPROM




Figure 13. EEPROM SMI Host Mode Frame

10.2. EEPROM SMI Slave for External CPU

When EEPROM auto-load is complete, the RTL8370N-VB registers can be accessed via SCK and SDA via an external CPU. The device address of the RTL8370N-VB is 0x4.

Address: 16'h12C0

Data: 16'h1918




Figure 14. EEPROM SMI Write Command for Slave Mode

Address: 16'h12C0

Data: 16'h1918




Figure 15. EEPROM SMI Read Command for Slave Mode

11. Register Descriptions

In this section the following abbreviations are used:

RO: Read Only

LH: Latch High until clear

RW: Read/Write

SC: Self Clearing

LL: Latch Low until clear

11.1. Page 0: PCS Register (PHY 0~7)

Table 13. Page 0: PCS Register (PHY 0~7)

Register	Register Description	Default
0	Control Register	0x1140
1	Status Register	0x7949
2	PHY Identifier 1	0x001C
3	PHY Identifier 2	0xC980
4	Auto-Negotiation Advertisement Register	0x0DE1
5	Auto-Negotiation Link Partner Ability Register	0x0000
6	Auto-Negotiation Expansion Register	0x0004
7	Auto-Negotiation Page Transmit Register	0x2001
8	Auto-Negotiation Link Partner Next Page Register	0x0000
9	1000Base-T Control Register	0x0E00
10	1000Base-T Status Register	0x0000
11~14	Reserved	0x0000
15	Extended Status	0x2000
16~31	ASIC Control Register	-

11.2. Register 0: Control

Table 14. Register 0: Control

Reg.bit	Name	Mode	Description	Default
0.15	Reset	RW/SC	1: PHY reset 0: Normal operation This bit is self-clearing.	0
0.14	Loopback (Digital loopback)	RW	1: Enable loopback. This will loopback TXD to RXD and ignore all activity on the cable media 0: Normal operation This function is usable only when this PHY is operated in 10Base-T full duplex, 100Base-TX full duplex, or 1000Base-T full duplex.	0
0.13	Speed Selection[0]	RW	[0.6,0.13] Speed Selection[1:0] 11: Reserved 10: 1000Mbps 01: 100Mbps 00: 10Mbps This bit can be set through SMI (Read/Write).	0
0.12	Auto Negotiation Enable	RW	1: Enable auto-negotiation process 0: Disable auto-negotiation process This bit can be set through SMI (Read/Write).	1
0.11	Power Down	RW	1: Power down. All functions will be disabled except SMI function 0: Normal operation	0
0.10	Isolate	RW	1: Electrically isolates the PHY from GMII. The PHY is still able to respond to MDC/MDIO 0: Normal operation	0
0.9	Restart Auto Negotiation	RW/SC	1: Restart Auto-Negotiation process 0: Normal operation	0
0.8	Duplex Mode	RW	1: Full duplex operation 0: Half duplex operation This bit can be set through SMI (Read/Write).	1
0.7	Collision Test	RO	1: Collision test enabled 0: Normal operation When set, this bit will cause the COL signal to be asserted in response to the assertion of TXEN within 512-bit times. The COL signal will be de-asserted within 4-bit times in response to the de-assertion of TXEN.	0
0.6	Speed Selection[1]	RW	See Bit 13	1
0.[5:0]	Reserved	RO	Reserved	000000

11.3. Register 1: Status

Table 15. Register 1: Status

Reg.bit	Name	Mode	Description	Default
1.15	100Base-T4	RO	0: No 100Base-T4 capability The RTL8370N-VB does not support 100Base-T4 mode and this bit should always be 0.	0
1.14	100Base-TX-FD	RO	1: 100Base-TX full duplex capable 0: Not 100Base-TX full duplex capable	1
1.13	100Base-TX-HD	RO	1: 100Base-TX half duplex capable 0: Not 100Base-TX half duplex capable	1
1.12	10Base-T-FD	RO	1: 10Base-T full duplex capable 0: Not 10Base-TX full duplex capable	1
1.11	10Base-T-HD	RO	1: 10Base-T half duplex capable 0: Not 10Base-TX half duplex capable	1
1.10	100Base-T2-FD	RO	0: Not 100Base-T2 full duplex capable The RTL8370N-VB does not support 100Base-T2 mode and this bit should always be 0.	0
1.9	100Base-T2-HD	RO	0: Not 100Base-T2 half duplex capable The RTL8370N-VB does not support 100Base-T2 mode and this bit should always be 0.	0
1.8	Extended Status	RO	1: Extended status information in Register 15 The RTL8370N-VB always supports Extended Status Register.	1
1.7	Reserved	RO	Reserved	0
1.6	MF Preamble Suppression	RO	The RTL8370N-VB will accept management frames with preamble suppressed.	1
1.5	Auto-negotiate Complete	RO	1: Auto-negotiation process completed 0: Auto-negotiation process not completed	0
1.4	Remote Fault	RO/LH	1: Remote fault condition detected 0: No remote fault detected This bit will remain set until it is cleared by reading register 1 via the management interface.	0
1.3	Auto-Negotiation Ability	RO	1: Auto-negotiation capable (permanently =1)	1
1.2	Link Status	RO/LL	1: Link is established. If the link fails, this bit will be 0 until after reading this bit again 0: Link has failed since previous read If the link fails, this bit will be set to 0 until bit is read.	0
1.1	Jabber Detect	RO/LH	1: Jabber detected 0: No Jabber detected Jabber is supported only in 10Base-T mode.	0
1.0	Extended Capability	RO	1: Extended register capable (permanently =1)	1

11.4. Register 2: PHY Identifier 1

The PHY Identifier Registers #1 and #2 together form a unique identifier for the PHY section of this device. The Identifier consists of a concatenation of the Organizationally Unique Identifier (OUI), the vendor's model number, and the model revision number. A PHY may return a value of zero in each of the 32 bits of the PHY Identifier if desired. The PHY Identifier is intended to support network management.

Table 16. Register 2: PHY Identifier 1

Reg.bit	Name	Mode	Description	Default
2.[15:0]	OUI	RO	Composed of the 3 rd to 18 th bits of the Organizationally Unique Identifier (OUI), respectively.	0x001C

11.5. Register 3: PHY Identifier 2

Table 17. Register 3: PHY Identifier 2

Reg.bit	Name	Mode	Description	Default
3.[15:10]	OUI	RO	Assigned to the 19 th through 24 th bits of the OUI	110010
3.[9:4]	Model Number	RO	Manufacturer's model number	011000
3.[3:0]	Revision Number	RO	Manufacturer's revision number	0000

11.6. Register 4: Auto-Negotiation Advertisement

This register contains the advertisement abilities of this device as they will be transmitted to its Link Partner during Auto-negotiation.

Note: Each time the link ability of the RTL8370N-VB is reconfigured, the auto-negotiation process should be executed to allow the configuration to take effect.

Table 18. Register 4: Auto-Negotiation Advertisement

Reg.bit	Name	Mode	Description	Default
4.15	Next Page	RO	1: Additional next pages exchange desired 0: No additional next pages exchange desired	0
4.14	Acknowledge	RO	Permanently=0	0
4.13	Remote Fault	RW	1: Advertises that the RTL8370N-VB has detected a remote fault 0: No remote fault detected	0
4.12	Reserved	RO	Reserved	0
4.11	Reserved	RW	Reserved	0
4.10	Pause	RW	1: Advertises that the RTL8370N-VB has flow control capability 0: No flow control capability	1
4.9	100Base-T4	RO	1: 100Base-T4 capable 0: Not 100Base-T4 capable (Permanently =0)	0
4.8	100Base-TX-FD	RW	1: 100Base-TX full duplex capable 0: Not 100Base-TX full duplex capable	1
4.7	100Base-TX	RW	1: 100Base-TX half duplex capable 0: Not 100Base-TX half duplex capable	1

Reg.bit	Name	Mode	Description	Default
4.6	10Base-T-FD	RW	1: 10Base-TX full duplex capable 0: Not 10Base-TX full duplex capable	1
4.5	10Base-T	RW	1: 10Base-TX half duplex capable 0: Not 10Base-TX half duplex capable	1
4.[4:0]	Selector Field	RO	[00001]=IEEE 802.3	00001

Note 1: The setting of Register 4 has no effect unless auto-negotiation is restarted or the link goes down.

Note 2: If 1000Base-T is advertised, then the required next pages are automatically transmitted.

11.7. Register 5: Auto-Negotiation Link Partner Ability

This register contains the advertised abilities of the Link Partner as received during Auto-negotiation. The content changes after a successful Auto-negotiation.

Table 19. Register 5: Auto-Negotiation Link Partner Ability

Reg.bit	Name	Mode	Description	Default
5.15	Next Page	RO	1: Link partner desires Next Page transfer 0: Link partner does not desire Next Page transfer	0
5.14	Acknowledge	RO	1: Link Partner acknowledges reception of Fast Link Pulse (FLP) words 0: Not acknowledged by Link Partner	0
5.13	Remote Fault	RO	1: Remote Fault indicated by Link Partner 0: No remote fault indicated by Link Partner	0
5.12	Reserved	RO	Reserved	0
5.11	Asymmetric Pause	RO	1: Asymmetric Flow control supported by Link Partner 0: No Asymmetric flow control supported by Link Partner. When auto-negotiation is enabled, this bit reflects Link Partner ability	0
5.10	Pause	RO	1: Flow control supported by Link Partner. 0: No flow control supported by Link Partner. When auto-negotiation is enabled, this bit reflects Link Partner ability	0
5.9	100Base-T4	RO	1: 100Base-T4 supported by Link Partner 0: 100Base-T4 not supported by Link Partner	0
5.8	100Base-TX-FD	RO	1: 100Base-TX full duplex supported by Link Partner 0: 100Base-TX full duplex not supported by Link Partner	0
5.7	100Base-TX	RO	1: 100Base-TX half duplex supported by Link Partner 0: 100Base-TX half duplex not supported by Link Partner	0
5.6	10Base-T-FD	RO	1: 10Base-TX full duplex supported by Link Partner 0: 10Base-TX full duplex not supported by Link Partner	0
5.5	10Base-T	RO	1: 10Base-TX half duplex supported by Link Partner 0: 10Base-TX half duplex not supported by Link Partner	0
5.[4:0]	Selector Field	RO	[00001]=IEEE 802.3	00000

11.8. Register 6: Auto-Negotiation Expansion

Table 20. Register 6: Auto-Negotiation Expansion

Reg.bit	Name	Mode	Description	Default
6.[15:5]	Reserved	RO	Ignore on read	0
6.4	Parallel Detection Fault	RO/LH	1: A fault has been detected via the Parallel Detection function 0: No fault has been detected via the Parallel Detection function	0
6.3	Link Partner Next Page Ability	RO	1: Link Partner is Next Page able 0: Link Partner is not Next Page able	0
6.2	Local Next Page Ability	RO	Not supported. Permanently =0	1
6.1	Page Received	RO/LH	1: A New Page has been received 0: A New Page has not been received	0
6.0	Link Partner Auto-Negotiation Ability	RO	If Auto-Negotiation is enabled, this bit means: 1: Link Partner is Auto-Negotiation able 0: Link Partner is not Auto-Negotiation able	0

11.9. Register 7: Auto-Negotiation Page Transmit Register

Table 21. Register 7: Auto-Negotiation Page Transmit Register

Reg.bit	Name	Mode	Description	Default
7.15	Next Page	RW	1: Link partner desires Next Page transfer 0: Link partner does not desire Next Page transfer	0
7.14	Reserved	RO	1: A fault has been detected via the Parallel Detection function 0: No fault has been detected via the Parallel Detection function	0
7.13	Message Page	RW	1: Message page 0: No Message page ability	1
7.12	Acknowledge 2	RW	1: Local device has the ability to comply with the message received 0: Local device has no ability to comply with the message received	0
7.11	Toggle	RO	Toggle bit	0
7.[10:0]	Message/Unformatted Field	RW	Content of message/unformatted page	1

11.10. Register 8: Auto-Negotiation Link Partner Next Page Register

Table 22. Register 8: Auto-Negotiation Link Partner Next Page Register

Reg.bit	Name	Mode	Description	Default
8.15	Next Page	RO	Received Link Code Word Bit 15	0
8.14	Acknowledge	RO	Received Link Code Word Bit 14	0
8.13	Message Page	RO	Received Link Code Word Bit 13	0
8.12	Acknowledge 2	RO	Received Link Code Word Bit 12	0
8.11	Toggle	RO	Received Link Code Word Bit 11	0
8.[10:0]	Message/ Unformatted Field	RO	Received Link Code Word Bit 10:0	0

11.11. Register 9: 1000Base-T Control Register

Table 23. Register 9: 1000Base-T Control Register

Reg.bit	Name	Mode	Description	Default
9.[15:13]	Test Mode	RW	Test Mode Select. 000: Normal mode 001: Test mode 1 – Transmit waveform test 010: Test mode 2 – Transmit jitter test in MASTER mode 011: Test mode 3 – Transmit jitter test in SLAVE mode 100: Test mode 4 – Transmitter distortion test 101, 110, 111: Reserved	000
9.12	MASTER/SLAVE Manual Configuration Enable	RW	1: Enable MASTER/SLAVE manual configuration 0: Disable MASTER/SLAVE manual configuration	0
9.11	MASTER/SLAVE Configuration Value	RW	1: Configure PHY as MASTER during MASTER/SLAVE negotiation, only when bit 9.12 is set to logical one 0: Configure PHY as SLAVE during MASTER/SLAVE negotiation, only when bit 9.12 is set to logical one	1
9.10	Port Type	RW	1: Multi-port device 0: Single-port device	1
9.9	1000Base-T Full Duplex	RW	1: Advertise PHY is 1000Base-T full duplex capable 0: Advertise PHY is not 1000Base-T full duplex capable	1
9.8	1000Base-T Half Duplex	RW	1: Advertise PHY is 1000Base-T half duplex capable 0: Advertise PHY is not 1000Base-T half duplex capable	0
9.[7:0]	Reserved	RW	Reserved	0

11.12. Register 10: 1000Base-T Status Register

Table 24. Register 10: 1000Base-T Status Register

Reg.bit	Name	Mode	Description	Default
10.15	MASTER/SLAVE Configuration Fault	RO/LH/SC	1: MASTER/SLAVE configuration fault detected 0: No MASTER/SLAVE configuration fault detected	0
10.14	MASTER/SLAVE Configuration Resolution	RO	1: Local PHY configuration resolved to MASTER 0: Local PHY configuration resolved to SLAVE	0
10.13	Local Receiver Status	RO	1: Local receiver OK 0: Local receiver not OK	0
10.12	Remote Receiver Status	RO	1: Remote receiver OK 0: Remote receiver not OK	0
10.11	Link Partner 1000Base-T Full Duplex	RO	1: Link partner is capable of 1000Base-T full duplex 0: Link partner is not capable of 1000Base-T full duplex	0
10.10	1000Base-T Half Duplex	RO	1: Link partner is capable of 1000Base-T half duplex 0: Link partner is not capable of 1000Base-T half duplex	0
10.[9:8]	Reserved	RO	Reserved	0
10.[7:0]	Idle Error Count	RO/SC	Idle Error Counter. The counter stops automatically when it reaches 0xFF	0

11.13. Register 15: Extended Status

Table 25. Register 15: Extended Status

Reg.bit	Name	Mode	Description	Default
15.15	1000Base-X Full Duplex	RO	1: 1000Base-X full duplex capable 0: Not 1000Base-X full duplex capable	0
15.14	1000Base-X Half Duplex	RO	1: 1000Base-X half duplex capable 0: Not 1000Base-X half duplex capable	0
15.13	1000Base-T Full Duplex	RO	1: 1000Base-T full duplex capable 0: Not 1000Base-T full duplex capable	1
15.12	1000Base-T Half Duplex	RO	1: 1000Base-T half duplex capable 0: Not 1000Base-T half duplex capable	0
15.[11:0]	Reserved	RO	Reserved	0

12. Electrical Characteristics

12.1. Absolute Maximum Ratings

WARNING: Absolute maximum ratings are limits beyond which permanent damage may be caused to the device, or device reliability will be affected. All voltages are specified reference to GND unless otherwise specified.

Table 26. Absolute Maximum Ratings

Parameter	Min	Max	Units
Junction Temperature (Tj)	-	+125	°C
Storage Temperature	-45	+125	°C
DVDDIO, AVDDH, Supply Referenced to GND and AGND	GND-0.3	+3.63	V
DVDDL, AVDDL, PLLVDDL0, PLLVDDL1 Supply Referenced to GND, AGND, PLLGND0, and PLLGND1	GND-0.3	+1.2	V
Digital Input Voltage	GND-0.3	VDDIO+0.3	V

12.2. Recommended Operating Range

Table 27. Recommended Operating Range

Parameter	Min	Typical	Max	Units
Ambient Operating Temperature (Ta)	0	-	70	°C
DVDDIO, AVDDH Supply Voltage Range	3.135	3.3	3.465	V
DVDDL, AVDDL, PLLVDDL0, PLLVDDL1 Supply Voltage Range	1.045	1.1	1.155	V

12.3. Thermal Characteristics

12.3.1. LQFP-128

12.3.1.1 Assembly Description

Table 28. Assembly Description

Package	Type	E-Pad LQFP128
	Dimension (L x W)	14 x 20 mm
	Thickness	1.4 mm
PCB	PCB Dimension (L x W)	130 x 75mm
	PCB Thickness	1.6 mm
	Number of Cu Layer-PCB	2-Layer: - Top layer (1oz): 20% coverage of Cu - Bottom layer (1oz): 75% coverage of Cu 4-Layer: - 1st layer (1oz): 20% coverage of Cu - 2nd layer (1oz): 80% coverage of Cu - 3rd layer (1oz): 80% coverage of Cu - 4th layer (1oz): 75% coverage of Cu

12.3.1.2 Material Properties

Table 29. Material Properties

Item		Material	Thermal Conductivity K (W/m-k)
Package	Die	Si	147
	Silver Paste	1033BF	2.5
	Lead Frame	CDA7025	168
	Mold Compound	7372	0.88
PCB		Cu	400
		FR4	0.2

12.3.1.3 Simulation Conditions

Table 30. Simulation Conditions

Input Power	
Test Board (PCB)	
Control Condition	

12.3.1.4 Thermal Performance of E-Pad LQFP-128 on PCB under Still Air Convection

Table 31. Thermal Performance of E-Pad LQFP-128 on PCB under Still Air Convection

	θ_{JA}	θ_{JB}	θ_{JC}	Ψ_{JT}	Ψ_{JB}
4L PCB	TBD	TBD	TBD	TBD	TBD
2L PCB	TBD	TBD	TBD	TBD	TBD

Note:

θ_{JA} : Junction to ambient thermal resistance

θ_{JB} : Junction to board thermal resistance

θ_{JC} : Junction to case thermal resistance

Ψ_{JT} : Junction to top center of package thermal characterization

Ψ_{JB} : Junction to bottom surface center of PCB thermal characterization

12.3.1.5 Thermal Performance of E-Pad LQFP-128 on PCB under Forced Convection

Table 32. Thermal Performance of E-Pad LQFP-128 on PCB under Forced Convection

	Air Flow (m/s)	0	1	2
4L PCB	θ_{JA}	TBD	TBD	TBD
	Ψ_{JT}	TBD	TBD	TBD
	Ψ_{JB}	TBD	TBD	TBD
2L PCB	θ_{JA}	TBD	TBD	TBD
	Ψ_{JT}	TBD	TBD	TBD
	Ψ_{JB}	TBD	TBD	TBD

12.4. DC Characteristics

Table 33. DC Characteristics

System Idle (No UTP Port Link Up, 1 System Power LED)					
Power Supply Current for VDDH	I_{DVDDIO}, I_{AVDDH}	-	TBD	-	mA
Power Supply Current for VDDL	$I_{DVDDL}, I_{AVDDL}, I_{PLLVDL}$	-	TBD	-	mA
Total Power Consumption for All Ports	PS	-	TBD	-	mW
1000M Active (8 UTP Ports Link Up, 1 System Power LED, 8 Activity LEDs, 8 Speed LEDs)					
Power Supply Current for VDDH	I_{DVDDIO}, I_{AVDDH}	-	TBD	-	mA
Power Supply Current for VDDL	$I_{DVDDL}, I_{AVDDL}, I_{PLLVDL}$	-	TBD	-	mA
Total Power Consumption for All Ports	PS	-	TBD	-	mW
100M Active (8 UTP Ports Link Up, 1 System Power LED, 8 Activity LEDs, 8 Speed LEDs)					
Power Supply Current for VDDH	I_{DVDDIO}, I_{AVDDH}	-	TBD	-	mA
Power Supply Current for VDDL	$I_{DVDDL}, I_{AVDDL}, I_{PLLVDL}$	-	TBD	-	mA
Total Power Consumption for All Ports	PS	-	TBD	-	mW
10M Active (8 UTP Ports Link Up, 1 System Power LED, 8 Activity LEDs)					
Power Supply Current for VDDH	I_{DVDDIO}, I_{AVDDH}	-	TBD	-	mA
Power Supply Current for VDDL	$I_{DVDDL}, I_{AVDDL}, I_{PLLVDL}$	-	TBD	-	mA
Total Power Consumption for All Ports	PS	-	TBD	-	mW
VDDIO=3.3V					
TTL Input High Voltage	V_{ih}	1.9	-	-	V
TTL Input Low Voltage	V_{il}	-	-	0.7	V
Output High Voltage	V_{oh}	2.7	-	-	V
Output Low Voltage	V_{ol}	-	-	0.6	V
VDDIO=2.5V					
TTL Input High Voltage	V_{ih}	1.7	-	-	V
TTL Input Low Voltage	V_{il}	-	-	0.7	V
Output High Voltage	V_{oh}	2.25	-	-	V
Output Low Voltage	V_{ol}	-	-	0.4	V

Note: $DVDDIO=3.3V$, $AVDDH=3.3V$, $DVDDL=1.0V$, $AVDDL=1.0V$, $PLLVDL=1.0V$.

12.5. AC Characteristics

12.5.1. EEPROM SMI Host Mode Timing Characteristics




Figure 16. EEPROM SMI Host Mode Timing Characteristics




Figure 17. SCK/SDA Power on Timing





Figure 18. EEPROM Auto-Load Timing

Table 34. EEPROM SMI Host Mode Timing Characteristics

Symbol	Description	Type	Min	Typical	Max	Units
t1	SCK Clock Period	O	4.7	5.04	-	μs
t2	SCK High Time	O	1.7	2.52	-	μs
t3	SCK Low Time	O	1.7	2.52	-	μs
t4	START Condition Setup Time	O	2.2	2.54	-	μs
t5	START Condition Hold Time	O	2.2	2.5	-	μs
t6	Data Hold Time	O	1	1.24	-	μs
t7	Data Setup Time	O	1	1.28	-	μs
t8	STOP Condition Setup Time	O	2.2	2.6	-	μs
t9	SCK/SDA Active from Reset Ready	O	100	105.6	-	ms
t10	8K-bits EEPROM Auto-Load Time	O	120	124.8	-	ms
-	SCK Rise Time (10% to 90%)	O	-	0.7	1.0	ns
-	SCK Fall Time (10% to 90%)	O	-	0.7	1.0	ns
-	Duty Cycle	O	40	50	60	%

Note: t6, t7, and t10 are measured with the ATMEL AT24C08 EEPROM.

12.5.2. EEPROM SMI Slave Mode Timing Characteristics


Figure 19. EEPROM SMI Slave Mode Timing Characteristics
Table 35. EEPROM SMI Slave Mode Timing Characteristics

Symbol	Description	Type	Min	Typical	Max	Units
t1	SCK High Time	I	4.0	-	-	μs
t2	SCK Low Time	I	4.0	-	-	μs
t3	START Condition Setup Time	I	4.0	-	-	μs
t4	START Condition Hold Time	I	4.0	-	-	μs
t5	Data Hold Time	I	5.0	-	-	μs
t6	Data Setup Time	I	250	-	-	ns
t7	Clock to Data Output Delay	O	-	100	-	ns
t8	STOP Condition Setup Time	I	4.0	-	-	μs

12.5.3. MDIO Slave Mode Timing Characteristics

The RTL8370N-VB supports MDIO slave mode. The Master (the RTL8370N-VB link partner CPU) can access the Slave (RTL8370N-VB) registers via the MDIO interface. The MDIO is a bi-directional signal that can be sourced by the Master or the Slave. In a write command, the Master sources the MDIO signal. In a read command, the Slave sources the MDIO signal.

- The timing characteristics (t1, t2, and t3 in Table 36) of the Master (the RTL8370N-VB link partner CPU) are provided by the Master when the Master sources the MDIO signal (Write command)
- The timing characteristics (t4 in Table 36) of the Slave (RTL8370N-VB) are provided by the RTL8370N-VB when the RTL8370N-VB sources the MDIO signal (Read command)




Figure 20. MDIO Sourced by Master (RTL8370N-VB Link Partner CPU)




Figure 21. MDIO Sourced by Slave (RTL8370N-VB)

Table 36. MDIO Timing Characteristics and Requirements

Parameter	SYM	Description/Condition	Type	Min	Typical	Max	Units
MDC Clock Period	t1	Clock Period	I	125	-	-	ns
MDIO to MDC Rising Setup Time (Write Data)	t2	Input Setup Time	I	26	-	-	ns
MDIO to MDC Rising Hold Time (Write Data)	t3	Input Hold Time	I	26	-	-	ns
MDC to MDIO Delay Time (Read Data)	t4	Clock (Falling Edge) to Data Delay Time	O	0	-	40	ns

12.6. Power and Reset Characteristics




Figure 22. Power and Reset Characteristics


Table 37. Power and Reset Characteristics

Parameter	SYM	Description/Condition	Type	Min	Typical	Max	Units
Reset Delay Time	t1	The duration from all powers steady to the reset signal released to high.	I	10	-	-	ms
Reset Low Time	t2	The duration of reset signal remain low time for issuing a reset to RTL8370N-VB.	I	10	-	-	ms
VDDL Power Rising Settling Time	t3	DVDDL and AVDDL power rising settling time.	I	1	-	-	ms
VDDH Power Rising Settling Time	t4	DVDDIO, and AVDDH power rising settling time.	I	1	-	-	ms

13. Mechanical Dimensions

13.1. RTL8370N-VB: LQFP 128-Pin E-PAD Package

Thermally Enhanced Low-profile Quad Flat Package (LQFP) 128 Leads 14x20mm Outline.



Symbol	Dimension in mm			Dimension in inch		
	Min	Nom	Max	Min	Nom	Max
A	-	-	1.60	-	-	0.063
A ₁	0.05	-	0.15	0.002	-	0.006
A ₂	1.35	1.40	1.45	0.053	0.055	0.057
b	0.17	0.2	0.27	0.007	0.009	0.011
D	22.00BSC			0.866BSC		
D ₁	20.00BSC			0.787BSC		
D ₂	-	6.60	-	-	0.260	-
E	16.00BSC			0.630BSC		
E ₁	14.00BSC			0.551BSC		
E ₂	-	6.10	-	-	0.240	-
e	0.50BSC			0.020BSC		
L	0.45	0.60	0.75	0.018	0.024	0.030
L1	1.00REF			0.039REF		

Note 1: CONTROLLING DIMENSION: MILLIMETER (mm).

Note 2: REFERENCE DOCUMENT: JEDEC MS-26.

14. Ordering Information

Table 38. Ordering Information

Part Number	Package	Status
RTL8370N-VB-CG	LQFP 128-Pin E-PAD 'Green' Package	-

Note 1: See page 7 for package identification.

Realtek Semiconductor Corp.

Headquarters

No. 2, Innovation Road II, Hsinchu Science Park,
Hsinchu 300, Taiwan, R.O.C.

Tel: 886-3-5780211 Fax: 886-3-5776047

www.realtek.com