

General Description

The AGM609S combines advanced trench MOSFET technology with a low resistance package to provide extremely low $R_{DS(ON)}$.

This device is ideal for load switch and battery protection applications.

Features

- Advance high cell density Trench technology
- Low $R_{DS(ON)}$ to minimize conductive loss
- Low Gate Charge for fast switching
- Low Thermal resistance
- 100% Avalanche tested
- 100% DVDS tested


Application

- MB/VGA Vcore
- SMPS 2nd Synchronous Rectifier
- POL application
- BLDC Motor driver

Product Summary

BVDSS	RDSON	ID
60V	7.2mΩ	14A

SOP8 Pin Configuration



Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
AGM609S	AGM609S	SOP8	330mm	12mm	3000

Table 1. Absolute Maximum Ratings (TA=25°C)

Symbol	Parameter	Value	Unit
VDS	Drain-Source Voltage (VGS=0V)	60	V
VGS	Gate-Source Voltage (VDS=0V)	±20	V
ID	Drain Current-Continuous(TA=25°C) (Note 1)	14	A
	Drain Current-Continuous(TA=100°C)	12	A
IDM (pluse)	Drain Current-Pulsed (Note 2)	56	A
PD	Maximum Power Dissipation(TA=25°C)	2.5	w
	Maximum Power Dissipation(TA=100°C)	1.0	w
EAS	Avalanche energy (Note 3)	156	mJ
TJ,TSTG	Operating Junction and Storage Temperature Range	-55 To 150	°C

Table 2. Thermal Characteristic

Symbol	Parameter	Typ	Max	Unit
RθJA	Thermal Resistance Junction-ambient (Steady State) ¹	--	50	°C/W

Table 3. Electrical Characteristics (TJ=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
On/Off States						
BVDSS	Drain-Source Breakdown Voltage	VGS=0V ID=250μA	60	--	--	V
IDSS	Zero Gate Voltage Drain Current	VDS=60V,VGS=0V	--	--	1	μA
IGSS	Gate-Body Leakage Current	VGS=±20V,VDS=0V	--	--	±100	nA
VGS(th)	Gate Threshold Voltage	VDS=VGS,ID=250μA	1.2	1.6	2.2	V
gFS	Forward Transconductance	VDS=5V,ID=8A	--	14	--	S
RDS(on)	Drain-Source On-State Resistance	VGS=10V, ID=12A	--	7.2	12	mΩ
		VGS=4.5V, ID=8A	--	9.5	15	mΩ
Dynamic Characteristics						
Ciss	Input Capacitance	VDS=30V,VGS=0V ,F=1MHZ	--	1450	--	pF
Coss	Output Capacitance		--	280	--	pF
Crss	Reverse Transfer Capacitance		--	4.1	--	pF
Rg	Gate resistance	VGS=0V, VDS=0V,f=1.0MHz	--	1.7	--	Ω
Switching Times						
td(on)	Turn-on Delay Time	VGS=15V,VDS=30V, RL=0.75Ω,RGEN=3.3Ω	--	11	--	nS
tr	Turn-on Rise Time		--	50	--	nS
td(off)	Turn-Off Delay Time		--	56	--	nS
tf	Turn-Off Fall Time		--	12	--	nS
Qg	Total Gate Charge	VGS=10V, VDS=30V, ID=12A	--	23	--	nC
Qgs	Gate-Source Charge		--	48	--	nC
Qgd	Gate-Drain Charge		--	2.1	--	nC
Source-Drain Diode Characteristics						
ISD	Source-Drain Current(Body Diode)		--	--	14	A
VSD	Forward on Voltage	VGS=0V,IS=10A	--	--	1.2	V
trr	Reverse Recovery Time	IF=10A , dI/dt=100A/μs , TJ=25℃	--	--	32	ns
Qrr	Reverse Recovery Charge		--	--	46	nc


Notes 1.The maximum current rating is package limited.

Notes 2.Repetitive Rating: Pulse width limited by maximum junction temperature

Notes 3.EAS condition: TJ=25°C,VDD=30V,Vgs=10V,ID=25A, L=0.5mH,RG=25ohm


Electrical characteristics diagrams

Diagram 1: Power dissipation (SOP-8)




$$P_{tot}=f(T_c)$$

Diagram 2: Max. transient thermal impedance (SOP-8)




$$Z_{thJC}=f(t_p); \text{ parameter: } D= t_p/T$$

Diagram 3: Safe operating area (SOP-8)



$$I_D=f(V_{DS}); T_J=25^\circ\text{C}; D=0; \text{ parameter: } t_p$$

Diagram 4: Typ. gate charge



$$V_{GS}=f(Q_{gate}); I_D=14.5\text{A pulsed}; V_{DS}=30\text{V}$$

Diagram 5: Typ. output characteristics



 $I_D = f(V_{DS}); T_J = 25^\circ\text{C}; \text{parameter: } V_{GS}$

Diagram 6: Typ. output characteristics



 $I_D = f(V_{DS}); T_J = 125^\circ\text{C}; \text{parameter: } V_{GS}$

Diagram 7: Typ. transfer characteristics



 $I_D = f(V_{GS}); V_{DS} = 15\text{V}; \text{parameter: } T_J$

Diagram 8: Gate threshold voltage vs. Junction temperature






 $V_{th} = f(T_J); I_D = 250\mu\text{A}$

Diagram 9: On-state resistance vs. Drain current



$$R_{DS(on)} = f(I_D); T_J = 25^\circ\text{C}; \text{parameter: } V_{GS}$$

Diagram 10: On-state resistance vs. Junction temperature


$$R_{DS(on)} = f(T_J); I_D = 14\text{A}; V_{GS} = 10\text{V}$$


Diagram 11: On-state resistance vs. V_{GS} characteristics


$$R_{DS(on)} = f(V_{GS}); T_J = 25^\circ\text{C}; I_D = 14\text{A}$$

Diagram 12: Forward characteristics of reverse diode



$$I_F = f(V_{SD}); \text{parameter: } T_J$$

Diagram 13: Typ. capacitances





$C=f(V_{DS}); V_{GS}=0V; f=1MHz$


Dimensions (SOP8)




DIM	MILLIMETERS	
	MIN	MAX
A	1.35	1.75
A1	0.02	0.15
B	0.33	0.5
C	0.1	0.25
D	4.8	5
E	3.8	4
e	1.27 (BSC)	
H	5.8	6.2
h	0.25	0.5
I	0.4	1.25
θ	0°	7°



TOP VIEW



SIDE VIEW




SIDE VIEW

SYMBOL	MIN	NOM	MAX
A	1.40	1.60	1.80
A1	0.05	0.15	0.25
A2	1.35	1.45	1.55
b	0.30	0.40	0.50
c	0.153	0.203	0.253
D	4.80	4.90	5.00
E	3.80	3.90	4.00
E1	5.80	6.00	6.20
L	0.45	0.70	1.00
θ	2°	4°	6°
L1	1.04 REF		
e	1.27 BSC		
R1	0.07 TYP		
R2	0.07 TYP		

SOP8

Marking Instructions:



Disclaimer:

The information provided in this document is believed to be accurate and reliable. However, Shenzhen Core Control Source Electronics Technology Co., Ltd. does not assume any responsibility for the following consequences. Do not consider the use of such information or use beyond its scope.

The information mentioned in this document may be changed at any time without notice.

The products and information provided in this document do not infringe patents. Shenzhen Core Control Source Electronics Technology Co., Ltd. assumes no responsibility for any infringement of any other rights of third parties. The result of using such products and information.

This document is the fourth version issued on April 10th, 2024. This document replaces all previously provided information.

 It is a registered trademark of Shenzhen Core Control Source Electronics Technology Co., Ltd.

Copyright © 2017 Shenzhen Core Control Source Electronics Technology Co., Ltd. all rights reserved.