

General Description

The AGM18N50F combines advanced trench MOSFET technology with a low resistance package to provide extremely low $R_{DS(ON)}$.

This device is ideal for load switch and battery protection applications.

Features

- Advance high cell density Trench technology
- Low $R_{DS(ON)}$ to minimize conductive loss
- Low Gate Charge for fast switching
- Low Thermal resistance
- 100% Avalanche tested
- 100% DVDS tested


Application

- Electronic Ballast
- Electronic Transformer
- Switch Mode Power Supply

Product Summary

BVDSS	RDSON	ID
500V	0.28Ω	18A

TO-220F Pin Configuration



Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
AGM18N50F	AGM18N50F	TO-220F	----	----	1000

Table 1. Absolute Maximum Ratings (Tc=25°C)

Symbol	Parameter	Value	Unit
VDS	Drain-Source Voltage (VGS=0V)	500	V
VGS	Gate-Source Voltage (VDS=0V)	±30	V
ID	Drain Current-Continuous(Tc=25°C) (Note 1)	18	A
	Drain Current-Continuous(Tc=100°C)	7.2	A
IDM (pluse)	Drain Current-Pulsed (Note 2)	72	A
PD	Maximum Power Dissipation(Tc=25°C)	39	w
	Maximum Power Dissipation(Tc=100°C)	15.6	w
EAS	Avalanche energy (Note 3)	1805	mJ
TJ,TSTG	Operating Junction and Storage Temperature Range	-55 To 150	°C

Table 2. Thermal Characteristic

Symbol	Parameter	Typ	Max	Unit
RθJA	Thermal Resistance Junction-ambient (Steady State) ¹	---	62.5	°C/W
RθJC	Thermal Resistance Junction-Case ¹	---	3.2	°C/W

Table 3. Electrical Characteristics (TJ=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
On/Off States						
BVDSS	Drain-Source Breakdown Voltage	VGS=0V ID=250μA	500	--	--	V
IDSS	Zero Gate Voltage Drain Current	VDS=500V,VGS=0V	--	--	1	μA
IGSS	Gate-Body Leakage Current	VGS=±30V,VDS=0V	--	--	±100	nA
VGS(th)	Gate Threshold Voltage	VDS=VGS,ID=250μA	3.0	--	4.0	V
gFS	Forward Transconductance	VDS=5V,ID=9A	--	15	--	S
RDS(on)	Drain-Source On-State Resistance	VGS=10V, ID=9A	--	0.28	0.32	Ω
Dynamic Characteristics						
Ciss	Input Capacitance	VDS=25V,VGS=0V, F=1MHZ	--	2415	--	pF
Coss	Output Capacitance		--	219	--	pF
Crss	Reverse Transfer Capacitance		--	5.5	--	pF
Rg	Gate resistance	VGS=0V, VDS=0V,f=1.0MHz	--	--	--	Ω
Switching Times						
td(on)	Turn-on Delay Time	VDD=250V, ID=18A,RGEN=25Ω	--	51	--	nS
tr	Turn-on Rise Time		--	28	--	nS
td(off)	Turn-Off Delay Time		--	157	--	nS
tf	Turn-Off Fall Time		--	48	--	nS
Qg	Total Gate Charge	VGS=10V, VDS=400V, ID=18A	--	39.5	--	nC
Qgs	Gate-Source Charge		--	12	--	nC
Qgd	Gate-Drain Charge		--	11.5	--	nC
Source-Drain Diode Characteristics						
ISD	Source-Drain Current(Body Diode)		--	--	18	A
VSD	Forward on Voltage	VGS=0V,ISD=9A	--	--	1.4	V
trr	Reverse Recovery Time	VDD=250V,IS=18A ,	--	310	--	ns
Qrr	Reverse Recovery Charge	dl/dt=100A/μs , TJ=25℃	--	4.9	--	nc

Notes 1.The maximum current rating is package limited.

Notes 2.Repetitive Rating: Pulse width limited by maximum junction temperature

Notes 3.EAS condition: TJ=25°C , VDD=50V, Vgs=10V , ID=19A, L=10mH, RG=25ohm

Typical Characteristics $T_J = 25^\circ\text{C}$, unless otherwise noted

Figure 1. Output Characteristics ($T_J = 25^\circ\text{C}$)




Figure 2. Body Diode Forward Voltage




Figure 3. Drain Current vs. Temperature




Figure 4. BV_{DSS} Variation vs. Temperature




Figure 5. Transfer Characteristics





Figure 6. On-Resistance vs. Temperature



Typical Characteristics $T_J = 25^\circ\text{C}$, unless otherwise noted

Figure 7. Capacitance




Figure 8. Gate Charge




Figure 9. Transient Thermal Impedance




Figure A: Gate Charge Test Circuit and Waveform




Figure B: Resistive Switching Test Circuit and Waveform






Figure C: Unclamped Inductive Switching Test Circuit and Waveform




Dimensions (TO-220F)



TO-220F

Marking Instructions:



Disclaimer:

The information provided in this document is believed to be accurate and reliable. However, Shenzhen Core Control Source Electronics Technology Co., Ltd. does not assume any responsibility for the following consequences. Do not consider the use of such information or use beyond its scope.

The information mentioned in this document may be changed at any time without notice.

The products and information provided in this document do not infringe patents. Shenzhen Core Control Source Electronics Technology Co., Ltd. assumes no responsibility for any infringement of any other rights of third parties. The result of using such products and information.

This document is the second version issued on April 10th, 2024. This document replaces all previously provided information.

 It is a registered trademark of Shenzhen Core Control Source Electronics Technology Co., Ltd.

Copyright © 2017 Shenzhen Core Control Source Electronics Technology Co., Ltd. all rights reserved.