

General Description

The AGMH606H combines advanced trenchMOSFET technology with a low resistance package to provide extremely low $R_{DS(ON)}$.

This device is ideal for load switch and battery protection applications.

Features

- Advance high cell density Trench technology
- Low $R_{DS(ON)}$ to minimize conductive loss
- Low Gate Charge for fast switching
- Low Thermal resistance
- 100% Avalanche tested
- 100% DVDS tested


Application

- MB/VGA Vcore
- SMPS 2nd Synchronous Rectifier
- POL application
- BLDC Motor driver

Product Summary

BVDSS	RDSON	ID
60V	5.4mΩ	80A

TO-263 Pin Configuration



Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
AGMH606H	AGMH606H	TO-263	330mm	25mm	800

Table 1. Absolute Maximum Ratings (TA=25°C)

Symbol	Parameter	Value	Unit
VDS	Drain-Source Voltage (VGS=0V)	60	V
VGS	Gate-Source Voltage (VDS=0V)	±20	V
ID	Drain Current-Continuous(Tc=25°C) (Note 1)	80	A
	Drain Current-Continuous(Tc=100°C)	54	A
IDM (pulse)	Drain Current-Continuous@ Current-Pulsed (Note 2)	320	A
PD	Maximum Power Dissipation(Tc=25°C)	83	w
	Maximum Power Dissipation(Tc=100°C)	33	w
EAS	Avalanche energy (Note 3)	342	mJ
TJ,TSTG	Operating Junction and Storage Temperature Range	-55 To 150	°C

Table 2. Thermal Characteristic

Symbol	Parameter	Typ	Max	Unit
RθJA	Thermal Resistance Junction-ambient (Steady State) ¹	---	62	°C/W
RθJC	Thermal Resistance Junction-Case ¹	---	1.5	°C/W

Table 3. Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
On/Off States						
BVDSS	Drain-Source Breakdown Voltage	VGS=0V ID=250μA	60	--	--	V
IDSS	Zero Gate Voltage Drain Current	VDS=60V,VGS=0V	--	--	1.0	μA
IGSS	Gate-Body Leakage Current	VGS=±20V,VDS=0V	--	--	±100	nA
VGS(th)	Gate Threshold Voltage	VDS=VGS,ID=250μA	2.0	2.7	4.0	V
gFS	Forward Transconductance	VDS=5V,ID=15A	--	5	--	S
RDS(on)	Drain-Source On-State Resistance	VGS=10V, ID=20A	--	5.4	8.0	mΩ
Dynamic Characteristics						
Ciss	Input Capacitance	VDS=30V,VGS=0V, F=100 kHz	--	4009	--	pF
Coss	Output Capacitance		--	243	--	pF
Crss	Reverse Transfer Capacitance		--	201	--	pF
Rg	Gate resistance	VGS=0V, VDS=0V,f=1.0MHz	--	1.6	--	Ω
Switching Times						
td(on)	Turn-on Delay Time	VGS=10V,VDS=30V ID=20A,RGEN=3Ω	--	19	--	nS
tr	Turn-on Rise Time		--	42	--	nS
td(off)	Turn-Off Delay Time		--	48	--	nS
tf	Turn-Off Fall Time		--	29	--	nS
Qg	Total Gate Charge	VGS=10V, VDS=30V, ID=20A	--	76	--	nC
Qgs	Gate-Source Charge		--	17	--	nC
Qgd	Gate-Drain Charge		--	19	--	nC
Source-Drain Diode Characteristics						
ISD	Source-Drain Current(Body Diode)		--	--	80	A
VSD	Forward on Voltage	VGS=0V,IS=20A	--	--	1.2	V
trr	Reverse Recovery Time	Is=20A , dI/dt=100A/μs , TJ=25℃	--	28	--	ns
Qrr	Reverse Recovery Charge		--	52	--	nc

Notes 1.The maximum current rating is package limited.

Notes 2.Repetitive Rating: Pulse width limited by maximum junction temperature

Notes 3.EAS condition: T_J=25°C , V_{DD}=30V, V_{gs}=10V, I_D=37A, L=0.5mH, R_G=25ohm

Typical Characteristics $T_J = 25^\circ\text{C}$, unless otherwise noted




Figure 1. Maximum Safe Operating Area




Figure 2. Maximum Power Dissipation vs Case Temperature




Figure 3. Maximum Continuous Drain Current vs Case Temperature











Figure 4. Typical output Characteristics



Typical Characteristics $T_J = 25^\circ\text{C}$, unless otherwise noted


Figure 6. Typical Transfer Characteristics

Figure 7. Typical Body Diode Transfer Characteristics

Figure 8. Drain-to-Source On Resistance vs. Drain Current

Figure 9. Normalized On Resistance vs. Junction Temperature

Figure 10. Normalized Threshold Voltage vs. Junction Temperature

Figure 11. Normalized Breakdown Voltage vs. Junction Temperature

Typical Characteristics $T_j = 25^\circ\text{C}$, unless otherwise noted




Figure 12. Capacitance Characteristics




Figure 13. Typical Gate Charge vs Gate to Source Voltage

Figure A: Gate Charge Test Circuit and Waveform




Figure B: Resistive Switching Test Circuit and Waveform











Figure C: Unclamped Inductive Switching Test Circuit and Waveform



•Dimensions (TO-263)




SYMBOL	MILLIMETER		
	MIN	Typ.	MAX
A	4.370	4.570	4.770
A1	0.000		0.250
A2	1.220	1.270	1.420
A3	2.490	2.690	2.890
b	0.700	0.810	0.960
b1	1.170	1.270	1.470
c	0.300	0.380	0.530
D	9.860	10.160	10.360
D1	8.400 REF		
D2	7.073 REF		
E	8.500	8.700	8.900
E1	1.070	1.270	1.470
e	2.540 TYP		
L	14.700	15.100	15.500
L1	1.400	1.550	1.700
L2	2.000	2.300	2.600
θ	0°		9°
$\theta 1$	7° TYP		
$\theta 2$	7° TYP		
$\theta 3$	3° TYP		



Dim.	Min.	Max.
A	9.8	10.2
B	6.1	6.7
C	1.1	1.4
D	0.5	1.0
E	4.6	5.0
F	1.4	1.6
G	0.7	0.9
H	1.17	1.37
I	Typ2.54	
J	9	9.2
K	4.3	4.7
L	1.25	1.35
M	0.02	0.23
N	2.2	2.8
O	0.45	0.55
All Dimensions in millimeter		

TO-263

Marking Instructions:



Disclaimer:

The information provided in this document is believed to be accurate and reliable. However, Shenzhen Core Control Source Electronics Technology Co., Ltd. does not assume any responsibility for the following consequences. Do not consider the use of such information or use beyond its scope.

The information mentioned in this document may be changed at any time without notice.

The products and information provided in this document do not infringe patents. Shenzhen Core Control Source Electronics Technology Co., Ltd. assumes no responsibility for any infringement of any other rights of third parties. The result of using such products and information.

This document is the second version issued on April 10th, 2024. This document replaces all previously provided information.

 It is a registered trademark of Shenzhen Core Control Source Electronics Technology Co., Ltd.

Copyright © 2017 Shenzhen Core Control Source Electronics Technology Co., Ltd. all rights reserved.