

CHIPLINK P-Channel Enhancement Mode Power MOSFET

Description

The LX2305S combines advanced trench technology to provide excellent $R_{\text{DS(ON)}}$, low gate charge and operation with gate voltage as low as 1.8V. This device is suitable for use as a load switch or other general applications.


Features

- V_{DS} = -20V, I_{D} = -5A $R_{DS(ON)typ.}$ =32mΩ@ V_{GS} =-4.5V $R_{DS(ON)typ.}$ =41mΩ@ V_{GS} =-2.5V
- Low gate charge
- High power and current handing capability
- Termination is Lead-free and RoHS Compliant



Applications

- PWM applications
- Load switch
- Power Management



Schematic Diagram



Maximum Ratings(T_A=25 °C unless otherwise noted)

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V _{DS}	-20	V
Gate-Source Voltage	V_{GS}	±12	V
Continuous Drain Current	I _D	-5	Α
Pulsed Drain Current ^B	I _{DM}	-17	Α
Maximum Power Dissipation ^A	P _D	1.0	W
Junction and Storage Temperature Range	T _J , T _{STG}	-55 To 150	$^{\circ}$ C

Thermal Characteristic



Electrical Characteristics (T_A=25 °C unless otherwise specified)

Parameter	Symbol	Test conditions	MIN	TYP	MAX	UNIT		
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V, I _D =-250uA	-20			V		
Gate-Threshold Voltage	$V_{th(GS)}$	V _{DS} = V _{GS} , I _D =-250 uA -0.4		-0.7	-1.0	V		
Gate-body Leakage	IGSS	$V_{DS}=0V$, $V_{GS}=\pm 12V$			±100	nA		
Zero Gate Voltage Drain Current	IDSS	V _{DS} =-20V, V _{GS} =0V			-1	uA		
	R _{DS(ON)}	V_{GS} =-4.5V, I_{D} =-4.0A		32	42	mΩ		
Drain-Source On-Resistance		V_{GS} =-2.5V, I_{D} =-3.0A		41	50	mΩ		
		V_{GS} =-1.8 V , I_{D} =-1.0 A		60	110	mΩ		
Forward Transconductance	g FS	V_{DS} =-5 V , I_{D} =-2 A		4		S		
Dynamic Characteristics								
Input Capacitance	C _{iss}			830				
Output Capacitance	Coss	$V_{DS} = -10V, V_{GS} = 0V,$ F=1MHz		132		pF		
Reverse Transfer Capacitance	Crss	1 - 1101112		85				
Switching Capacitance								
Turn-on Delay Time	t _{d(on)}			10		nS		
Turn-on Rise Time	t _r	V_{DD} = -10V, R_L =5 Ω		32		nS		
Turn-off Delay Time	t _{d(off)}	$V_{GS} = -4.5V$, $R_{GEN}=3\Omega$		50		nS		
Turn-off Fall Time	t _f			51		nS		
Total Gate Charge	Qg	$V_{DS} = -10V$, $I_{D} = -2A$,		8.8		nC		
Gate-Source Charge	Q_{gs}	V _{GS} =-4.5V		1.4		nC		
Gate-Drain Charge	Q_{gd}			1.9		nC		
Drain-Source Diode Characteristics								
Diode Forward Voltage	V _{SD}	V _{GS} =0V, I _D =-4.2A			-1.2	V		
Diode Forward Current	ls				-5	А		

Notes:

- A. The Power dissipation P_D is based on $T_{J(MAX)}$ =150 $^{\circ}$ C, using≤10s junction-to ambient thermal resistance.
- B. Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}$ =150 $^{\circ}$ C. Ratings are based on low frequency and duty cycles to keep initial T_J =25 $^{\circ}$ C.
- C. The Static characteristics in Figures are obtained using \leq 300 μ s pulses, duty cycle 2% max.



Typical Electrical and Thermal Characteristics




Figure 1: Output Characteristics




Figure 3: On-Resistance Vs. Drain Current




Figure 5: Capacitance Characteristics




Figure 2: Transfer Characteristics




Figure 4: Body Diode Characteristics




Figure 6: Gate Charge Characteristics







Figure 7: Drain Current Vs Junction Figure 8: Normalized On-resistance Vs.

Temperature Junction Temperature



Vds Drain-Source Voltage (V) Figure 9: Safe Operation Area





Figure 10: Normalized Maximum Transient Thermal Impedance



SOT-23 Package Information



Symbol	Dimensions In Millimeters		Dimensions In Inches		
	Min.	Max.	Min.	Max.	
Α	0.900	1.150	0.035	0.045	
A1	0.000	0.100	0.000	0.004	
A2	0.900	1.050	0.035	0.041	
b	0.300	0.500	0.012	0.020	
С	0.080	0.150	0.003	0.006	
D	2.800	3.000	0.110	0.118	
E	1.200	1.400	0.047	0.055	
E1	2.250	2.550	0.089	0.100	
е	0.950 TYP.		0.037 TYP.		
e1	1.800	2.000	0.071	0.079	
L	0.550 REF.		0.022 REF.		
L1	0.300	0.500	0.012	0.020	
θ	0°	8°	0°	8°	

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITIAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED.

CHIPLINK DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS.

THIS DOCUMENT SUPERSEDES AND REPLACES ALL INFORMATION PREVIOUSLY SUPPLIED. CHIPLINK RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.