



正基科技股份有限公司

AMPAK Technology Inc.

SPECIFICATION

PRODUCT NAME : AP6181

REVISION : V2.2(WEB)

DATE : Apr. 24th, 2020

Customer APPROVED	
Company	
Representative Signature	

PREPARED	REVIEW			APPROVED	DCC ISSUE	
	PM	QA	ET			
			PE			
			ME			
			APPROVED			



正基科技股份有限公司




AP6181 Data Sheet

Address:

6F-2, No. 23, Huanke 1st Rd., Zhubei City, Hsinchu County 302047,
Taiwan

<http://www.ampak.com.tw>



Revision History

Date	Revision Content	Revised By	Version
2012/10/01	- Initial released	Joe	1.0
2012/12/26	- Modify Pin name 29,30	Brian	1.1
2015/06/10	- Add Mark Dimension	Chris	1.2
2015/08/16	- Modify Physical Dimensions	Brian	1.3
2015/09/16	- Add Process	Brian	1.4
2016/01/05	- Add Reflow Suggestion and MLS	Beth	1.5
2016/06/08	- Modify Operating temperature	Beth	1.6
2017/05/17	- Modify Wi-Fi sensitivity Spec.	Richard	1.7
2017/09/19	- Modify Recommended Reflow Profile.	Richard	1.8
2018/08/31	- Modify Wi-Fi Sensitivity tolerance.	Richard	1.9
2019/01/03	- Modify Physical Dimensions. - Modify Recommended Footprint	Richard	2.0
2019/09/19	- Modify Recommended Footprint - Modify Package Information	Richard	2.1
2020/04/24	- Modify Form - Modify Package Information	Richard	2.2



Contents

1. Introduction.....	3
2. Features	4
3. Deliverables.....	5
3.1 Deliverables.....	5
3.2 Regulatory certifications	5
4. General Specification.....	6
4.1 Wi-Fi RF Specification	6
4.2 Voltages.....	7
4.2.1 Absolute Maximum Ratings	7
4.2.2 Recommended Operating Ratings	7
5. Pin Assignments	8
5.1 PCB Pin Outline.....	8
5.2 Pin Definition	9
6. Dimensions.....	11
6.1 Physical Dimensions.....	11
6.2 Recommended Footprint	12
7. External clock reference	14
7.1 SDIO Pin Description.....	15
8. Host Interface Timing Diagram	16
8.1 Power-up Sequence Timing Diagram	16
8.2 SDIO Default Mode Timing Diagram.....	17
8.3 SDIO High Speed Mode Timing Diagram	18
9. Recommended Reflow Profile	19
10. Packing Information.....	19
10.1 Label.....	20
10.2 Dimension.....	20
10.3 MSL Level / Storage Condition	23

1. Introduction

AMPAK Technology would like to announce a low-cost and low-power consumption module which has all of the Wi-Fi functionalities. The highly integrated module makes the possibilities of web browsing, VoIP, headsets and other applications. With seamless roaming capabilities and advanced security, also could interact with different vendors' 802.11b/g/n Access Points in the wireless LAN.


This wireless module complies with IEEE 802.11 b/g/n standard and it can achieve up to a speed of 72.2Mbps with single stream in 802.11n draft, 54Mbps as specified in IEEE 802.11g, or 11Mbps for IEEE 802.11b to connect to the wireless LAN. The integrated module provides SDIO interface for Wi-Fi.

This compact module is a total solution for Wi-Fi technologies. The module is specifically developed for Tablet, Smart phones and Portable devices.

2. Features

- Single-band 2.4GHz IEEE 802.11b/g/n
- Supports standard interfaces SDIO v2.0(50MHz, 4-bit and 1-bit)
- Integrated ARM Cortex-M3™ CPU with on-chip memory enables running IEEE802.11 firmware that can be field-upgraded with future features.
- Security:
 - i. Hardware WAPI acceleration engine
 - ii. AES and TKIP in hardware for faster data encryption and IEEE 802.11i compatibility
 - iii. WPA™ – and WPA2™ - (Personal) support for powerful encryption and authentication

A simplified block diagram of the module is depicted in the figure below.



3. Deliverables

3.1 Deliverables

The following products and software will be part of the product.

- Module with packaging
- Evaluation Kits
- Software utility for integration, performance test.
- Product Datasheet.
- Agency certified pre-tested report with the adapter board.

3.2 Regulatory certifications

The product delivery is a pre-tested module, without the module level certification. For module approval, the platform's antennas are required for the certification.

4. General Specification

4.1 Wi-Fi RF Specification

Conditions : VBAT=3.3V ; VDDIO=3.3V ; Temp:25°C

Feature	Description
Model Name	AP6181
WLAN Standard	IEEE 802.11b/g/n, WiFi compliant
Host Interface	SDIO
Dimension	L x W x H: 12 x 12 x 1.4 (typical) mm
Frequency Range	2.412 GHz ~ 2.4835 GHz (2.4 GHz ISM Band)
Number of Channels	11 for North America, 13 for Europe
Modulation	802.11b : DQPSK, DBPSK, CCK 802.11g/n : OFDM /64-QAM, 16-QAM, QPSK, BPSK
Output Power	802.11b /11Mbps : 16 dBm $\pm$ 1.5 dB @ EVM $\leq$ -9dB
	802.11g /54Mbps : 15 dBm $\pm$ 1.5 dB @ EVM $\leq$ -25dB
	802.11n /65Mbps : 14 dBm $\pm$ 1.5 dB @ EVM $\leq$ -27dB
Receive Sensitivity (11n, 20MHz) @10% PER	- MCS=0 PER @ -86 dBm, $\pm$ 2 dB
	- MCS=1 PER @ -84 dBm, $\pm$ 2 dB
	- MCS=2 PER @ -82 dBm, $\pm$ 2 dB
	- MCS=3 PER @ -80 dBm, $\pm$ 2 dB
	- MCS=4 PER @ -78 dBm, $\pm$ 2 dB
	- MCS=5 PER @ -75 dBm, $\pm$ 2 dB
	- MCS=6 PER @ -72 dBm, $\pm$ 2 dB
	- MCS=7 PER @ -71 dBm, $\pm$ 2 dB
Receive Sensitivity (11g) @10% PER	- 6Mbps PER @ -87 dBm, $\pm$ 2 dB
	- 9Mbps PER @ -86 dBm, $\pm$ 2 dB
	- 12Mbps PER @ -85 dBm, $\pm$ 2 dB
	- 18Mbps PER @ -83 dBm, $\pm$ 2 dB
	- 24Mbps PER @ -82 dBm, $\pm$ 2 dB
	- 36Mbps PER @ -79 dBm, $\pm$ 2 dB
	- 48Mbps PER @ -75 dBm, $\pm$ 2 dB
	- 54Mbps PER @ -74 dBm, $\pm$ 2 dB
Receive Sensitivity (11b) @8% PER	- 1Mbps PER @ -95 dBm, $\pm$ 2 dB
	- 2Mbps PER @ -93 dBm, $\pm$ 2 dB

	- 5.5Mbps PER @ -90 dBm, ± 2 dB
	- 11Mbps PER @ -87 dBm, ± 2 dB
Data Rate	802.11b : 1, 2, 5.5, 11Mbps
	802.11g : 6, 9, 12, 18, 24, 36, 48, 54Mbps
Data Rate (20MHz ,Long GI,800ns)	802.11n: 6.5, 13, 19.5, 26, 39, 52, 58.5, 65Mbps
Data Rate (20MHz ,short GI,400ns)	802.11n : 7.2, 14.4, 21.7, 28.9, 43.3, 57.8, 65,72.2Mbps
Maximum Input Level	802.11b : -10 dBm
	802.11g/n : -20 dBm
Operating temperature	-30°C to 65°C
Storage temperature	-40°C to 85°C
Humidity	Operating Humidity 10% to 95% Non-Condensing Storage Humidity 5% to 95% Non-Condensing

Optimal RF performance specified in the data sheet, however, is guaranteed only -10°C to 55°C.

4.2 Voltages

4.2.1 Absolute Maximum Ratings

Symbol	Description	Min.	Max.	Unit
VBAT	Input supply Voltage	-0.5	6.0	V
VDDIO	Digital/Bluetooth/SDIO Voltage	-0.5	4.1	V

4.2.2 Recommended Operating Ratings

Test conditions: At room temperature 25°C				
Symbol	Min.	Typ.	Max.	Unit
VBAT	3.0	3.3	3.8	V
VDDIO	1.71	-	3.6	V

Note: The voltage of VDDIO is depended on system I/O voltage.


Test conditions: At operating temperature -10°C ~65°C				
Symbol	Min.	Typ.	Max.	Unit
VBAT	3.0	3.3	3.8	V

VDDIO	1.71	-	3.6	V
-------	------	---	-----	---

Note: VDDIO operating voltage range from 1.71V to 3.63V at operating temperature is guaranteed.

5. Pin Assignments

5.1 PCB Pin Outline



< TOP VIEW >

5.2 Pin Definition


NO	Name	Type	Description
1	GND	—	Ground connections
2	WL_BT_ANT	I/O	RF I/O port
3	GND	—	Ground connections
4	NC	—	Floating (Don't connected to ground)
5	NC	—	Floating (Don't connected to ground)
6	NC	—	Floating (Don't connected to ground)
7	NC	—	Floating (Don't connected to ground)
8	NC	—	Floating (Don't connected to ground)
9	VBAT	P	Main power voltage source input
10	XTAL_IN	I	XTAL oscillator input
11	XTAL_OUT	O	XTAL oscillator output
12	WL_REG_ON	I	Internal regulators power enable/disable
13	WL_HOST_WAKE	O	WLAN wake-up HOST
14	SDIO_DATA_2	I/O	SDIO data line 2
15	SDIO_DATA_3	I/O	SDIO data line3
16	SDIO_DATA_CMD	I/O	SDIO command line
17	SDIO_DATA_CLK	I/O	SDIO CLK line
18	SDIO_DATA_0	I/O	SDIO data line 0
19	SDIO_DATA_1	I/O	SDIO data line 1
20	GND	—	Ground connections
21	VIN_LDO_OUT	P	Internal Buck voltage generation pin
22	VDDIO	P	I/O Voltage supply input
23	VIN_LDO	P	Internal Buck voltage generation pin
24	LPO	I	External Low Power Clock input (32.768KHz)
25	NC	—	Floating (Don't connected to ground)
26	NC	—	Floating (Don't connected to ground)
27	NC	—	Floating (Don't connected to ground)
28	NC	—	Floating (Don't connected to ground)
29	NC	—	Floating (Don't connected to ground)
30	NC	—	Floating (Don't connected to ground)
31	GND	—	Ground connections
32	NC	—	Floating (Don't connected to ground)
33	GND	—	Ground connections
34	NC	—	Floating (Don't connected to ground)

35	NC	—	Floating (Don't connected to ground)
36	GND	—	Ground connections
37	NC	—	Floating (Don't connected to ground)
38	NC	—	Floating (Don't connected to ground)
39	NC	—	Floating (Don't connected to ground)
40	NC	—	Floating (Don't connected to ground)
41	NC	—	Floating (Don't connected to ground)
42	NC	—	Floating (Don't connected to ground)
43	NC	—	Floating (Don't connected to ground)
44	NC	—	Floating (Don't connected to ground)
45	TP1 (NC)	—	Floating (Don't connected to ground)
46	TP2 (NC)	—	Floating (Don't connected to ground)
47	TP3 (NC)	—	Floating (Don't connected to ground)


6. Dimensions

6.1 Physical Dimensions

(Unit: mm)




< Side View >




6.2 Recommended Footprint

(Unit: mm)



- Solder paste layer design is generally the same as recommended footprint.
 - If soldering quality with good wetting on upright side is essential for PQC, how to optimize the aperture design in the stencil to adjust the amount of solder paste would be crucial.
- In addition, a kind of stencil design with stepped thickness in partial area would be considered if the thickness of stencil is about 0.1mm or thinner. Please optimize the stencil design by manufacture engineer or contact AMPAK FAE for assistance.



7. External clock reference

External LPO signal characteristics

Parameter	LPO Clock	Units
Nominal input frequency	32.768	kHz
Frequency accuracy	± 30	ppm
Duty cycle	30 - 70	%
Input signal amplitude	1600 to 3300	mV, p-p
Signal type	Square-wave or sine-wave	-
Input impedance	>100k <5	Ω pF
Clock jitter (integrated over 300Hz – 15KHz)	<1	Hz

External Ref_CLK signal characteristics

No.	Item	Symb.	Electrical Specification				Remark
			Min.	Type	Max.	Units	
1	Nominal Frequency	F0	26.00000			MHz	
2	Mode of Vibration		Fundamental				
3	Frequency Tolerance	$\Delta F/F0$	-10	-	10	ppm	at 25°C $\pm 3^\circ\text{C}$
4	Operating Temperature Range	T _{OPR}	-30	-	85	°C	
5	Frequency Stability	TC	-10	-	10	ppm	
6	Storage Temperature	T _{STG}	-55	-	125	°C	
7	Load capacitance	CL	-	16		pF	
8	Equivalent Series Resistance	ESR	-	-	50	Ω	
9	Drive Level	DL	-	100	200	μW	
10	Insulation Resistance	IR	500	-	-	M Ω	At 100V _{DC}
11	Shunt Capacitance	C0	-	-	3	pF	
12	Aging Per Year	Fa	-2	-	2	ppm	First Year

7.1 SDIO Pin Description

The module supports SDIO version 2.0 for 4-bit modes. It has the ability to stop the SDIO clock and map the interrupt signal into a GPIO pin. This 'out-of-band' interrupt signal notifies the host when the WLAN device wants to turn on the SDIO interface. The ability to force the control of the gated clocks from within the WLAN chip is also provided.


- ❖ Function 0 Standard SDIO function (Max BlockSize / ByteCount = 32B)
- ❖ Function 1 Backplane Function to access the internal System On Chip (SOC) address space (Max BlockSize / ByteCount = 64B)
- ❖ Function 2 WLAN Function for efficient WLAN packet transfer through DMA (Max BlockSize/ByteCount=512B)

SDIO Pin Description

SD 4-Bit Mode	
DATA0	Data Line 0
DATA1	Data Line 1 or Interrupt
DATA2	Data Line 2 or Read Wait
DATA3	Data Line 3
CLK	Clock
CMD	Command Line


8. Host Interface Timing Diagram

8.1 Power-up Sequence Timing Diagram



- ※ WL_REG_ON: Internal regulators power enable/disable.
This pin must be driven high or low (not left floating).

8.2 SDIO Default Mode Timing Diagram




Parameter	Symbol	Minimum	Typical	Maximum	Unit
SDIO CLK (All values are referred to minimum VIH and maximum VIL^b)					
Frequency-Data Transfer mode	f_{PP}	0	-	25	MHz
Frequency-Identification mode	f_{OD}	0	-	400	kHz
Clock low time	t_{WL}	10	-	-	ns
Clock high time	t_{WH}	10	-	-	ns
Clock rise time	t_{TLH}	-	-	10	ns
Clock fall time	t_{THL}	-	-	10	ns
Inputs: CMD, DAT (referenced to CLK)					
Input setup time	t_{ISU}	5	-	-	ns
Input hold time	t_{IH}	5	-	-	ns
Outputs: CMD, DAT (referenced to CLK)					
Output delay time - Data Transfer mode	t_{ODLY}	0	-	14	ns
Output delay time - Identification mode	t_{ODLY}	0	-	50	ns

a. Timing is based on $CL \leq 40pF$ load on CMD and Data.

b. $\min(V_{IH}) = 0.7 \times V_{DDIO}$ and $\max(V_{IL}) = 0.2 \times V_{DDIO}$.

8.3 SDIO High Speed Mode Timing Diagram



Parameter	Symbol	Minimum	Typical	Maximum	Unit
SDIO CLK (All values are referred to minimum V_{IH} and maximum V_{IL}^b)					
Frequency-Data Transfer mode	f_{PP}	0	-	50	MHz
Frequency-Identification mode	f_{OD}	0	-	400	kHz
Clock low time	t_{WL}	7	-	-	ns
Clock high time	t_{WH}	7	-	-	ns
Clock rise time	t_{TLH}	-	-	3	ns
Clock low time	t_{THL}	-	-	3	ns
Inputs: CMD, DAT (referenced to CLK)					
Input setup time	t_{ISU}	6	-	-	ns
Input hold time	t_{IH}	2	-	-	ns
Outputs: CMD, DAT (referenced to CLK)					
Output delay time - Data Transfer mode	t_{ODLY}	-	-	14	ns
Output hold time	t_{OH}	2.5	-	-	ns
Total system capacitance (each line)	CL	-	-	40	pF

a. Timing is based on $CL \leq 40\text{pF}$ load on CMD and Data.


b. $\min(V_{IH}) = 0.7 \times V_{DDIO}$ and $\max(V_{IL}) = 0.2 \times V_{DDIO}$.

9. Recommended Reflow Profile

Referred to IPC/JEDEC standard.

Peak Temperature : $<250^{\circ}\text{C}$

Number of Times : ≤ 2 times



The notification of WiFi module before mounting:

The aperture of stencil should be larger than foot print of module, and the stencil thickness should be not less than 0.12mm.

It must use N2 for reflow and suggest the concentration of oxygen less than 5000 ppm .

10.1 Label


Label A → Anti-static and humidity notice



Label B → MSL caution / Storage Condition

	Caution This bag contains MOISTURE-SENSITIVE DEVICES	LEVEL
	If blank, see adjacent bar code label	
1. Calculated shelf life in sealed bag: 12 months at <40°C and <90% relative humidity (RH)		
2. Peak package body temperature: _____ °C If blank, see adjacent bar code label		
3. After bag is opened, devices that will be subjected to reflow solder or other high temperature process must be		
a) Mounted within: _____ hours of factory conditions If blank, see adjacent bar code label ≤30°C/60% RH, or		
b) Stored per J-STD-033		
4. Devices require bake, before mounting, if:		
a) Humidity Indicator Card reads >10% for level 2a - 5a devices or >60% for level 2 devices when read at 23 ± 5°C		
b) 3a or 3b are not met		
5. If baking is required, refer to IPC/JEDEC J-STD-033 for bake procedure		
Bag Seal Date: _____ If blank, see adjacent bar code label		
Note: Level and body temperature defined by IPC/JEDEC J-STD-020		



Label C → Inner box label .

PO:	
AMK DEVICE:	
PKG S/N:	 9PKGYMMDDNNNNN
Model Name:	 APXXXXXXXX (R3HF)
P/N:	 99X-XXX-XXXXR
Quantity:	 QQQQ
Date Code:	 YYWW
Lot Code:	 XXXXXXXX

Label D → Carton box label .



AMPAK Technology Inc.	
PO:	
AMK DEVICE:	
Model Name:	 APXXXXXXXX (R3HF)
Part No.:	 99X-XXX-XXXXR
Quantity:	 QQQQ
Lot D/C:	 XXXXXXXX YYWW QQQQ
Manufacture:	 YYYY/MM/DD


10.2 Dimension



W	24.00±0.30
A0	12.30±0.10
B0	12.30±0.10
K0	1.80±0.10
E	1.75±0.10
F	11.50±0.10
P0	4.00±0.10
P1	16.00±0.10
P2	2.00±0.10
D0	1.50 $\begin{smallmatrix} +0.10 \\ -0.00 \end{smallmatrix}$
D1	∅1.50MIN

1. 10 sprocket hole pitch cumulative tolerance ± 0.20 .
2. Carrier camber is within 1 mm in 250 mm.
3. Material : Black Conductive Polystyrene Alloy.
4. All dimensions meet EIA-481-D requirements.
5. Thickness : 0.30 ± 0.05 mm.
6. Packing length per 22" reel : 98.5 Meters.(1:3)
7. Component load per 13" reel : 1500 pcs.





10.3 MSL Level / Storage Condition

	Caution This bag contains MOISTURE-SENSITIVE DEVICES	LEVEL 4 If blank, see adjacent bar code label
1. Calculated shelf life in sealed bag: 12 months at $<40^{\circ}\text{C}$ and $<90\%$ relative humidity (RH) 2. Peak package body temperature: <u>250</u> $^{\circ}\text{C}$ If blank, see adjacent bar code label 3. After bag is opened, devices that will be subjected to reflow solder or other high temperature process must be a) Mounted within: <u>72</u> hours of factory conditions If blank, see adjacent bar code label $\leq 30^{\circ}\text{C} / 60\% \text{ RH}$, or b) Stored per J-STD-033 4. Devices require bake, before mounting, if: a) Humidity Indicator Card reads $>10\%$ for level 2a-5a devices or $>60\%$ for level 2 devices when read at $23 \pm 5^{\circ}\text{C}$ b) 3a or 3b are not met. 5. If baking is required, refer to IPC/JEDEC J-STD-033 for bake procedure. Bag Seal Date: _____ If blank, see adjacent bar code label Note: Level and body temperature defined by IPC/JEDEC J-STD-020		