

HX522-Q Standard performance MIFARE and NTAG frontend

Description

The HX522-Q is a highly integrated reader/writer IC designed for contactless communication at a frequency of 13.56 MHz. This reader supports ISO/IEC 14443 A/MIFARE and NTAG standards.

The internal transmitter of the HX522-Q is capable of driving a reader/writer antenna specifically engineered to communicate with ISO/IEC 14443 A/MIFARE cards and transponders, eliminating the need for additional active circuitry. The receiver module offers a robust and efficient solution for demodulating and decoding signals from ISO/IEC 14443 A/MIFARE compatible cards and transponders. Furthermore, the digital module oversees comprehensive management of ISO/IEC 14443 A framing as well as error detection functionalities, including parity checks and CRC.

The HX522-Q is compatible with MF1xxS20, MF1xxS70, and MF1xxS50 products. It facilitates contactless communication while utilizing MIFARE's higher transfer speeds of up to 848 kBd in both directions.

Features

- ★ Highly integrated analog circuitry to demodulate and decode responses
- ★ Buffered output drivers for connecting an antenna with the minimum number of external components
- ★ Supports ISO/IEC 14443 A/MIFARE and NTAG
- ★ Typical operating distance in Read/Write mode up to 50 mm depending on the antenna size and tuning
- ★ Supports MF1xxS20, MF1xxS70 and MF1xxS50 encryption in Read/Write mode
- ★ Supports ISO/IEC 14443 A higher transfer speed communication up to 848 kBd
- ★ Supports MFIN/MFOUT
- ★ Additional internal power supply to the smart card IC connected via MFIN/MFOUT
- ★ Supported host interfaces
 - ★ SPI up to 10 Mbit/s
 - ★ I2C-bus interface up to 400 kBd in Fast mode, up to 3400 kBd in High-speed mode
 - ★ RS232 Serial UART up to 1228.8 kBd, with voltage levels dependant on pin voltage supply
- ★ FIFO buffer handles 64 byte send and receive
- ★ Flexible interrupt modes
- ★ Hard reset with low power function
- ★ Power-down by software mode
- ★ Programmable timer
- ★ Internal oscillator for connection to 27.12 MHz quartz crystal
- ★ 2.5 V to 3.3 V power supply
- ★ CRC coprocessor
- ★ Programmable I/O pins
- ★ Internal self-test

Standard performance MIFARE and NTAG frontend

The following host interfaces are provided:

- Serial Peripheral Interface (SPI)
- Serial UART (similar to RS232 with voltage levels dependant on pin voltage supply)
- I2C-bus interface

Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
V _{DDA}	analog supply voltage	V _{DD} (PVDD) ≤ V _{DDA} = V _{DDD} = V _{DD} (TVDD); V _{SSA} = V _{SSD} = V _{SS} (PVSS) = V _{SS} (TVSS) = 0 V	[1][2]	2.5	3.3	3.6	V
V _{DDD}	digital supply voltage			2.5	3.3	3.6	V
V _{DD} (TVDD)	TVDD supply voltage			2.5	3.3	3.6	V
V _{DD} (PVDD)	PVDD supply voltage		[3]	1.6	1.8	3.6	V
V _{DD} (SVDD)	SVDD supply voltage	V _{SSA} = V _{SSD} = V _{SS} (PVSS) = V _{SS} (TVSS) = 0 V		1.6	-	3.6	V

Table 1. Quick reference data ...continued

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
I _{pd}	power-down current	V _{DDA} = V _{DDD} = V _{DD} (TVDD) = V _{DD} (PVDD) = 3 V					
		hard power-down; pin NRSTPD set LOW	[4]	-	-	5	μA
		soft power-down; RF level detector on	[4]	-	-	10	μA
I _{DDD}	digital supply current	pin DVDD; V _{DDD} = 3 V		-	6.5	9	mA
I _{DDA}	analog supply current	pin AVDD; V _{DDA} = 3 V, CommandReg register's RcvOff bit = 0		-	7	10	mA
		pin AVDD; receiver switched off; V _{DDA} = 3 V, CommandReg register's RcvOff bit = 1		-	3	5	mA
I _{DD} (PVDD)	PVDD supply current	pin PVDD	[5]	-	-	40	mA
I _{DD} (TVDD)	TVDD supply current	pin TVDD; continuous wave	[6][7][8]	-	60	100	mA
T _{amb}	ambient temperature	HVQFN32		-25	-	+85	°C

[1] Supply voltages below 3 V reduce the performance in, for example, the achievable operating distance.

[2] V_{DDA}, V_{DDD} and V_{DD}(TVDD) must always be the same voltage.

[3] V_{DD}(PVDD) must always be the same or lower voltage than V_{DDD}.

[4] I_{pd} is the total current for all supplies.

[5] I_{DD}(PVDD) depends on the overall load at the digital pins.

[6] I_{DD}(TVDD) depends on V_{DD}(TVDD) and the external circuit connected to pins TX1 and TX2.

[7] During typical circuit operation, the overall current is below 100 mA.

[8] Typical value using a complementary driver configuration and an antenna matched to 40 Ω between pins TX1 and TX2 at 13.56 MHz.

Ordering information

Table 2. Ordering information

Type number	Package		
	Name	Description	Version
HX522-Q01HN1/TRAYB ^[1]	HVQFN32	plastic thermal enhanced very thin quad flat package; no leads; 32 terminal; body 5 × 5 × 0.85 mm	SOT617-1
HX522-Q01HN1/TRAYBM ^[2]	HVQFN32	plastic thermal enhanced very thin quad flat package; no leads; 32 terminal; body 5 × 5 × 0.85 mm	SOT617-1
HX522-Q02HN1/TRAYB ^[1]	HVQFN32	plastic thermal enhanced very thin quad flat package; no leads; 32 terminal; body 5 × 5 × 0.85 mm	SOT617-1
HX522-Q02HN1/TRAYBM ^[2]	HVQFN32	plastic thermal enhanced very thin quad flat package; no leads; 32 terminal; body 5 × 5 × 0.85 mm	SOT617-1

(1) Delivered in one tray.

(2) Delivered in five trays.

Block diagram

The analog interface handles the modulation and demodulation of the analog signals.

The contactless UART manages the protocol requirements for the communication protocols in cooperation with the host. The FIFO buffer ensures fast and convenient data transfer to and from the host and the contactless UART and vice versa.

Various host interfaces are implemented to meet different customer requirements.




Fig 1. Simplified block diagram of the HX522-Q




Fig 2. Detailed block diagram of the HX522-Q

Pinning information




Fig 3. Pinning configuration HVQFN32 (SOT617-1)

Pin description

Table 3. Pin description

Pin	Symbol	Type ^[1]	Description
1	I2C	I	I2C-bus enable input ^[2]
2	PVDD	P	pin power supply
3	DVDD	P	digital power supply
4	DVSS	G	digital ground ^[3]
5	PVSS	G	pin power supply ground
6	NRSTPD	I	reset and power-down input: power-down: enabled when LOW; internal current sinks are switched off, the oscillator is inhibited and the input pins are disconnected from the outside world reset: enabled by a positive edge
7	MFIN	I	MIFARE signal input
8	MFOUT	O	MIFARE signal output
9	SVDD	P	MFIN and MFOUT pin power supply
10	TVSS	G	transmitter output stage 1 ground
11	TX1	O	transmitter 1 modulated 13.56 MHz energy carrier output
12	TVDD	P	transmitter power supply: supplies the output stage of transmitters 1 and 2
13	TX2	O	transmitter 2 modulated 13.56 MHz energy carrier output
14	TVSS	G	transmitter output stage 2 ground
15	AVDD	P	analog power supply

Table 3. Pin description ...continued

Pin	Symbol	Type ^[1]	Description
16	VMID	P	internal reference voltage
17	RX	I	RF signal input
18	AVSS	G	analog ground
19	AUX1	O	auxiliary outputs for test purposes
20	AUX2	O	auxiliary outputs for test purposes
21	OSCIN	I	crystal oscillator inverting amplifier input; also the input for an externally generated clock ($f_{clk} = 27.12 \text{ MHz}$)
22	OSCOOUT	O	crystal oscillator inverting amplifier output
23	IRQ	O	interrupt request output: indicates an interrupt event
24	SDA	I/O	I2C-bus serial data line input/output ^[2]
	NSS	I	SPI signal input ^[2]
	RX	I	UART address input ^[2]
25	D1	I/O	test port ^[2]
	ADR_5	I/O	I2C-bus address 5 input ^[2]
26	D2	I/O	test port
	ADR_4	I	I2C-bus address 4 input ^[2]
27	D3	I/O	test port
	ADR_3	I	I2C-bus address 3 input ^[2]
28	D4	I/O	test port
	ADR_2	I	I2C-bus address 2 input ^[2]
29	D5	I/O	test port
	ADR_1	I	I2C-bus address 1 input ^[2]
	SCK	I	SPI serial clock input ^[2]
	DTRQ	O	UART request to send output to microcontroller ^[2]
30	D6	I/O	test port
	ADR_0	I	I2C-bus address 0 input ^[2]
	MOSI	I/O	SPI master out, slave in ^[2]
	MX	O	UART output to microcontroller ^[2]
31	D7	I/O	test port
	SCL	I/O	I2C-bus clock input/output ^[2]
	MISO	I/O	SPI master in, slave out ^[2]
	TX	O	UART data output to microcontroller ^[2]
32	EA	I	external address input for coding I2C-bus address ^[2]

(1) Pin types: I = Input, O = Output, I/O = Input/Output, P = Power and G = Ground.

(2) The pin functionality of these pins is explained in [Section 8.1 "Digital interfaces"](#).

(3) Connection of heatsink pad on package bottom side is not necessary. Optional connection to pin DVSS is possible.

Functional description

The HX522-Q transmission module supports the Read/Write mode for ISO/IEC 14443 A/MIFARE using various transfer speeds and modulation protocols.





Fig 4. HX522-Q Read/Write mode

The physical level communication is shown in [Figure 5](#).



- (1) Reader to card 100 % ASK, Miller encoded, transfer speed 106 kBd to 848 kBd.
- (2) Card to reader subcarrier load modulation, Manchester encoded or BPSK, transfer speed 106 kBd to 848 kBd.

Fig 5. ISO/IEC 14443 A/MIFARE Read/Write mode communication diagram

The physical parameters are described in [Table 4](#).

Table 4. Communication overview for ISO/IEC 14443 A/MIFARE reader/writer

Communication direction	Signal type	Transfer speed			
		106 kBd	212 kBd	424 kBd	848 kBd
Reader to card (send data from the HX522-Q to a card)	reader side modulation	100 % ASK	100 % ASK	100 % ASK	100 % ASK
	bit encoding	modified Miller encoding	modified Miller encoding	modified Miller encoding	modified Miller encoding
	bit length	128 (13.56 μ s)	64 (13.56 μ s)	32 (13.56 μ s)	16 (13.56 μ s)
Card to reader (HX522-Q receives data from a card)	card side modulation	subcarrier load modulation	subcarrier load modulation	subcarrier load modulation	subcarrier load modulation
	subcarrier frequency	13.56 MHz / 16	13.56 MHz / 16	13.56 MHz / 16	13.56 MHz / 16
	bit encoding	Manchester encoding	BPSK	BPSK	BPSK

The HX522-Q's contactless UART and dedicated external host must manage the complete ISO/IEC 14443 A/MIFARE protocol. [Figure 6](#) shows the data coding and framing according to ISO/IEC 14443 A/MIFARE.




Fig 6. Data coding and framing according to ISO/IEC 14443 A

The internal CRC coprocessor calculates the CRC value based on ISO/IEC 14443 A part 3 and handles parity generation internally according to the transfer speed. Automatic parity generation can be switched off using the MfRxReg register's ParityDisable bit.

Digital interfaces

Automatic microcontroller interface detection

The HX522-Q supports direct interfacing of hosts using SPI, I2C-bus or serial UART interfaces. The HX522-Q resets its interface and checks the current host interface type automatically after performing a power-on or hard reset. The HX522-Q identifies the host interface by sensing the logic levels on the control pins after the reset phase. This is done using a combination of fixed pin connections. [Table 5](#) shows the different connection configurations.

Table 5. Connection protocol for detecting different interface types

Pin	Interface type		
	UART (input)	SPI (output)	I2C-bus (I/O)
SDA	RX	NSS	SDA
I2C	0	0	1
EA	0	1	EA
D7	TX	MISO	SCL
D6	MX	MOSI	ADR_0
D5	DTRQ	SCK	ADR_1
D4	-	-	ADR_2
D3	-	-	ADR_3
D2	-	-	ADR_4
D1	-	-	ADR_5