

**Features**

40V, 60A

$R_{DS(ON)} < 7.5m\Omega @ V_{GS} = 10V$

$R_{DS(ON)} < 13m\Omega @ V_{GS} = 4.5V$

Advanced Trench Technology

Excellent  $R_{DS(ON)}$  and Low Gate Charge

Lead Free

**Applications**


Load Switch

PWM Application

Power Management


**100% UIS TESTED!**

**100%  $\Delta V_{ds}$  TESTED!**



**TO-252**

Unit: mm



**Absolute Maximum Ratings** (@  $T_c = 25^\circ C$  unless otherwise specified)

Symbol	Parameter	Value	Units
$V_{DS}$	Drain-to-Source Voltage	40	V
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	V
$I_D$	Continuous Drain Current	$T_c = 25^\circ C$	60
		$T_c = 100^\circ C$	38
$I_{DM}$	Pulsed Drain Current <sup>(1)</sup>	240	A
$E_{AS}$	Single Pulsed Avalanche Energy <sup>(2)</sup>	100	mJ
$P_D$	Power Dissipation	$T_c = 25^\circ C$	114
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient <sup>(3)</sup>	37	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction to Case	1.1	
$T_J, T_{STG}$	Junction & Storage Temperature Range	-55 to 150	°C

# 60N04


## Electrical Characteristics (T<sub>J</sub> = 25°C unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>Off Characteristics</b>						
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	I <sub>D</sub> = 250μA, V <sub>GS</sub> = 0V	40	-	-	V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 40V, V <sub>GS</sub> = 0V	-	-	1.0	μA
I <sub>GSS</sub>	Gate-Body Leakage Current	V <sub>DS</sub> = 0V, V <sub>GS</sub> = ±20V	-	-	±100	nA
<b>On Characteristics</b>						
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	1.0	1.7	2.5	V
R <sub>DS(ON)</sub>	Static Drain-Source ON-Resistance <sup>(4)</sup>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 30A	-	5.5	7.5	mΩ
		V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 20A	-	9.0	13	mΩ
<b>Dynamic Characteristics</b>						
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 20V, f = 1MHz	-	2443	-	pF
C <sub>oss</sub>	Output Capacitance		-	167	-	pF
C <sub>riss</sub>	Reverse Transfer Capacitance		-	138	-	pF
Q <sub>g</sub>	Total Gate Charge	V <sub>GS</sub> = 0 to 10V V <sub>DS</sub> = 20V, I <sub>D</sub> = 20A	-	48	-	nC
Q <sub>gs</sub>	Gate Source Charge		-	10	-	nC
Q <sub>gd</sub>	Gate Drain ("Miller") Charge		-	10	-	nC
<b>Switching Characteristics</b>						
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>GS</sub> = 10V, V <sub>DD</sub> = 20V I <sub>D</sub> = 20A, R <sub>GEN</sub> = 3Ω	-	10	-	ns
t <sub>r</sub>	Turn-On Rise Time		-	28	-	ns
t <sub>d(off)</sub>	Turn-Off Delay Time		-	40	-	ns
t <sub>f</sub>	Turn-Off Fall Time		-	7	-	ns
<b>Drain-Source Diode Characteristics and Max Ratings</b>						
I <sub>S</sub>	Maximum Continuous Drain to Source Diode Forward Current		-	-	60	A
I <sub>SM</sub>	Maximum Pulsed Drain to Source Diode Forward Current		-	-	240	A
V <sub>SD</sub>	Drain to Source Diode Forward Voltage	V <sub>GS</sub> = 0V, I <sub>S</sub> = 30A	-	-	1.2	V
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> = 20A, di/dt = 100A/us	-	11	-	ns
Q <sub>rr</sub>	Body Diode Reverse Recovery Charge		-	5	-	nC


- Notes:
1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature.
  2. E<sub>AS</sub> condition: Starting T<sub>J</sub>=25C, V<sub>DD</sub>=20V, V<sub>G</sub>=10V, R<sub>G</sub>=25ohm, L=0.5mH, I<sub>AS</sub>=20A
  3. R<sub>θJA</sub> is measured with the device mounted on a 1inch<sup>2</sup> pad of 2oz copper FR4 PCB
  4. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 0.5%.

## RATING AND CHARACTERISTIC CURVES (60N04)


**Figure 1: Output Characteristics**




**Figure 2: Typical Transfer Characteristics**




**Figure 3: On-resistance vs. Drain Current**




**Figure 4: Body Diode Characteristics**



**Figure 5: Gate Charge Characteristics**




**Figure 6: Capacitance Characteristics**




## RATING AND CHARACTERISTIC CURVES (60N04)


**Figure 7: Normalized Breakdown voltage vs. Junction Temperature**




**Figure 8: Normalized on Resistance vs. Junction Temperature**




**Figure 9: Maximum Safe Operating Area**




**Figure 10: Maximum Continuous Driain Current vs. Case Temperature**



**Figure 11: Normalized Maximum Transient Thermal Impedance**



**Figure 12: Peak Current Capacity**





## Test Circuit





Figure 1: Gate Charge Test Circuit & Waveform





Figure 2: Resistive Switching Test Circuit & Waveform





Figure 3: Unclamped Inductive Switching Test Circuit & Waveform





Figure 4: Diode Recovery Test Circuit & Waveform