



## Silicon Carbide Power MOSFET N-Channel Enhancement Mode

### Features


- E4M generation SiC MOSFET technology
- Optimized package with separate driver source pin
- 8mm of creepage distance between drain and source
- High blocking voltage with low on-resistance
- High-speed switching with low capacitances
- Fast intrinsic diode with low reverse recovery ( $Q_{rr}$ )
- Halogen free, RoHS compliant
- Automotive Qualified (AEC-Q101) and PPAP Capable

### Benefits

- Reduce switching losses and minimize gate ringing
- Higher system efficiency
- Reduce cooling requirements
- Increase power density
- Increase system switching frequency

### Applications

- Motor Control
- EV Battery Chargers
- High Voltage DC/DC Converters



### ORDERING INFORMATION

HT165N1200AKZ

$T_A = -55^\circ \text{ to } 175^\circ \text{ C}$  for all packages

### Maximum Ratings ( $T_c = 25^\circ \text{ C}$ unless otherwise specified)

Symbol	Parameter	Value	Unit	Note
$V_{DSmax}$	Drain - Source Voltage	1200	V	
$V_{GSmax}$	Gate - Source Voltage	-8/+19	V	Note: 1
$I_D$	Continuous Drain Current, $V_{GS} = 15 \text{ V}$	$T_c = 25^\circ \text{ C}$	165	Fig. 19 Note: 2
		$T_c = 100^\circ \text{ C}$	107	
$I_{D(pulse)}$	Pulsed Drain Current, Pulse width $t_p$ limited by $T_{jmax}$	337	A	Fig. 22
$P_D$	Power Dissipation, $T_c=25^\circ \text{ C}, T_j = 175^\circ \text{ C}$	517	W	Fig. 20 Note: 2
$T_J, T_{stg}$	Operating Junction and Storage Temperature	-55 to +175	°C	
$T_L$	Solder Temperature, 1.6mm (0.063") from case for 10s	260	°C	
$M_d$	Mounting Torque , M3 or 6-32 screw	1 8.8	Nm lbf-in	

Note (1): Recommended turn off / turn on gate voltage  $V_{GS} = 4V...0V / +15V$

Note (2): Verified by design

**Electrical Characteristics** ( $T_c = 25^\circ\text{C}$  unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions	Note
$V_{(\text{BR})\text{DSS}}$	Drain-Source Breakdown Voltage	1200			V	$V_{GS} = 0 \text{ V}, I_D = 100 \mu\text{A}$	
$V_{GS(\text{th})}$	Gate Threshold Voltage	1.8	2.5	3.8	V	$V_{DS} = V_{GS}, I_D = 23.18 \text{ mA}$	Fig. 11
			2.0		V	$V_{DS} = V_{GS}, I_D = 23.18 \text{ mA}, T_J = 175^\circ\text{C}$	
$I_{DSS}$	Zero Gate Voltage Drain Current		1	50	$\mu\text{A}$	$V_{DS} = 1200 \text{ V}, V_{GS} = 0 \text{ V}$	
$I_{GSS}$	Gate-Source Leakage Current		10	250	nA	$V_{GS} = 15 \text{ V}, V_{DS} = 0 \text{ V}$	
$R_{DS(\text{on})}$	Drain-Source On-State Resistance		13	17	$\text{m}\Omega$	$V_{GS} = 15 \text{ V}, I_D = 84.29 \text{ A}$	Fig. 4, 5, 6
			23			$V_{GS} = 15 \text{ V}, I_D = 84.29 \text{ A}, T_J = 175^\circ\text{C}$	
$g_{fs}$	Transconductance		62		S	$V_{DS} = 20 \text{ V}, I_{DS} = 84.29 \text{ A}$	Fig. 7
			58			$V_{DS} = 20 \text{ V}, I_{DS} = 84.29 \text{ A}, T_J = 175^\circ\text{C}$	
$C_{iss}$	Input Capacitance		7407		pF	$V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ V to } 1000 \text{ V}$ $F = 100 \text{ kHz}$ $V_{AC} = 25 \text{ mV}$	Fig. 17, 18
$C_{oss}$	Output Capacitance		202				
$C_{rss}$	Reverse Transfer Capacitance		21				
$E_{oss}$	$C_{oss}$ Stored Energy		130				
$C_{o(er)}$	Effective Output Capacitance (Energy Related)		288		pF	$V_{GS} = 0 \text{ V}, V_{DS} = 0 \dots 800 \text{ V}$	Note: 3
$C_{o(tr)}$	Effective Output Capacitance (Time Related)		458		pF		
$E_{ON}$	Turn-On Switching Energy (External Diode)		1724		$\mu\text{J}$	$V_{DS} = 800 \text{ V}, V_{GS} = -4 \text{ V}/15 \text{ V}, I_D = 84.29 \text{ A}, R_{G(\text{ext})} = 2.5 \Omega, L = 99 \mu\text{H}, T_J = 175^\circ\text{C}$ FWD = External SiC DIODE	Fig. 26, 28
$E_{OFF}$	Turn Off Switching Energy (External Diode)		2687				
$E_{ON}$	Turn-On Switching Energy (Body Diode FWD)		2937		$\mu\text{J}$	$V_{DS} = 800 \text{ V}, V_{GS} = -4 \text{ V}/15 \text{ V}, I_D = 84.29 \text{ A}, R_{G(\text{ext})} = 2.5 \Omega, L = 99 \mu\text{H}, T_J = 175^\circ\text{C}$ FWD = Internal Body Diode	Fig. 26, 28
$E_{OFF}$	Turn-Off Switching Energy (Body Diode FWD)		2637				
$t_{d(on)}$	Turn-On Delay Time		12		ns	$V_{DD} = 800 \text{ V}, V_{GS} = -4 \text{ V}/15 \text{ V}$ $I_D = 84.29 \text{ A}, R_{G(\text{ext})} = 2.5 \Omega,$ Timing relative to $V_{DS}$ Inductive load	Fig. 27, 28
$t_r$	Rise Time		67				
$t_{d(off)}$	Turn-Off Delay Time		166				
$t_f$	Fall Time		37				
$R_{G(int)}$	Internal Gate Resistance		7.8		$\Omega$	$f = 1 \text{ MHz}, V_{AC} = 25 \text{ mV}$	
$Q_{gs}$	Gate to Source Charge		76		nC	$V_{DS} = 800 \text{ V}, V_{GS} = -4 \text{ V}/15 \text{ V}$ $I_D = 84.29 \text{ A}$ Per IEC60747-8-4 pg 21	Fig. 12
$Q_{gd}$	Gate to Drain Charge		102				
$Q_g$	Total Gate Charge		293				

Note (3):  $C_{o(er)}$ , a lumped capacitance that gives same stored energy as  $C_{oss}$  while  $V_{ds}$  is rising from 0 to 800V  
 $C_{o(tr)}$ , a lumped capacitance that gives same charging time as  $C_{oss}$  while  $V_{ds}$  is rising from 0 to 800V

**Reverse Diode Characteristics** ( $T_c = 25^\circ\text{C}$  unless otherwise specified)

Symbol	Parameter	Typ.	Max.	Unit	Test Conditions	Note
$V_{SD}$	Diode Forward Voltage	5.1		V	$V_{GS} = -4 \text{ V}, I_{SD} = 42.15 \text{ A}, T_j = 25^\circ\text{C}$	Fig. 8, 9, 10
		4.7		V	$V_{GS} = -4 \text{ V}, I_{SD} = 42.15 \text{ A}, T_j = 175^\circ\text{C}$	
$I_S$	Continuous Diode Forward Current		89	A	$V_{GS} = -4 \text{ V}, T_c = 25^\circ\text{C}$	
$I_{S,pulse}$	Diode pulse Current		337	A	$V_{GS} = -4 \text{ V}, \text{pulse width } t_p \text{ limited by } T_{jmax}$	
$t_{rr}$	Reverse Recover time	67		ns	$V_{GS} = -4 \text{ V}, I_{SD} = 84.29 \text{ A}, V_R = 800 \text{ V}$ $dif/dt = 2270 \text{ A}/\mu\text{s}, T_j = 175^\circ\text{C}$	
$Q_{rr}$	Reverse Recovery Charge	1594		nC		
$I_{rm}$	Peak Reverse Recovery Current	41		A	$V_{GS} = -4 \text{ V}, I_{SD} = 84.29 \text{ A}, V_R = 800 \text{ V}$ $dif/dt = 1270 \text{ A}/\mu\text{s}, T_j = 175^\circ\text{C}$	
$t_{rr}$	Reverse Recover time	122		ns		
$Q_{rr}$	Reverse Recovery Charge	1496		nC		
$I_{rm}$	Peak Reverse Recovery Current	30		A		

**Thermal Characteristics**

Symbol	Parameter	Typ.	Max.	Unit	Test Conditions	Note
$R_{θJC}$	Thermal Resistance from Junction to Case	0.22	0.29	°C/W		Fig. 21







**Typical Performance**

 Figure 1. Output Characteristics  $T_J = -55^\circ\text{C}$ 

 Figure 2. Output Characteristics  $T_J = 25^\circ\text{C}$ 

 Figure 3. Output Characteristics  $T_J = 175^\circ\text{C}$ 


Figure 4. Normalized On-Resistance vs. Temperature


 Figure 5. On-Resistance vs. Drain Current  
For Various Temperatures


### Typical Performance




Figure 7. Transfer Characteristic for Various Junction Temperatures




Figure 8. Body Diode Characteristic at  $-55^\circ\text{C}$




Figure 9. Body Diode Characteristic at  $25^\circ\text{C}$




Figure 10. Body Diode Characteristic at  $175^\circ\text{C}$




Figure 11. Threshold Voltage vs. Temperature




Figure 12. Gate Charge Characteristics



## Typical Performance





Figure 13. 3rd Quadrant Characteristic at  $-55^{\circ}\text{C}$ Figure 14. 3rd Quadrant Characteristic at  $25^{\circ}\text{C}$ Figure 15. 3rd Quadrant Characteristic at  $175^{\circ}\text{C}$ 

Figure 16. Output Capacitor Stored Energy




Figure 17. Capacitances vs. Drain-Source Voltage (0 - 200V)




Figure 18. Capacitances vs. Drain-Source Voltage (0 - 1200V)

### Typical Performance




Figure 19. Continuous Drain Current Derating vs.  
Case Temperature




Figure 20. Maximum Power Dissipation Derating vs.  
Case Temperature




Figure 21. Transient Thermal Impedance  
(Junction - Case)




Figure 22. Safe Operating Area




Figure 23. Clamped Inductive Switching Energy vs.  
Low Drain Current ( $V_{DD}$  = 800V)




Figure 24. Clamped Inductive Switching Energy vs.  
High Drain Current ( $V_{DD}$  = 800V)

### Typical Performance




Figure 25. Clamped Inductive Switching Energy vs.  $R_{G(\text{ext})}$




Figure 26. Clamped Inductive Switching Energy vs. Temperature




Figure 27. Switching Times vs.  $R_{G(\text{ext})}$




Figure 28. Switching Times Definition

### Test Circuit Schematic





Figure 29. Clamped Inductive Switching  
Waveform Test Circuit

**Package Dimensions**


SYMBOL	MIN (mm)	MAX (mm)
A	4.83	5.21
A1	2.23	2.54
A2	1.91	2.16
b	1.07	1.33
b1	2.39	2.94
b3	1.07	1.60
b7	1.30	1.70
b8	1.80	2.20
c	0.55	0.68
D	23.30	23.63
D1	16.25	17.65
D2	5.55	5.95
E	15.75	16.13
E1	13.1	14.15
E2	3.68	5.10
E3	1.00	1.90
E4	12.38	13.43
E5	14.65	15.05
e1	5.08 BSC	
L	17.31	17.82
L1	3.97	4.37
L2	2.35	2.65
$\phi P$	3.51	3.65
Q	5.49	6.00
S	6.04	6.30
T	$17.5^\circ$ REF.	
W	$3.5^\circ$ REF.	
X	$4^\circ$ REF.	

1	DRAIN
2	SOURCE
3	DRIVER SOURCE
4	GATE
5	DRAIN

**NOTE:**

1. ALL METAL SURFACES ARE TIN PLATED (MATTE), EXCEPT AREA OF CUT.
2. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
3. ALL DIMENSIONS ARE LISTED IN MILLIMETERS. ANGLES ARE IN DEGREES.
4. BURR OR MOLD FLASH SIZE (0.5 mm) IS NOT INCLUDED IN THE DIMENSIONS

**Recommended Solder Pad Layout**

