

Silicon Carbide Power MOSFET N-Channel Enhancement Mode

Features


- C3M SiC MOSFET technology
- High blocking voltage with low On-resistance
- High speed switching with low capacitances
- Fast intrinsic diode with low reverse recovery (Q_{rr})
- Halogen free, RoHS compliant

Typical Applications


- Renewable energy
- EV battery chargers
- High voltage DC/DC converters
- Switch Mode Power Supplies

Benefits

- Higher system efficiency
- Reduced cooling requirements
- Increased power density
- Increased system switching frequency



T0-247-3



ORDERING INFORMATION

HT36N900ADZ

$T_A = -55^\circ \text{ to } 150^\circ \text{ C}$ for all packages

Key Parameters

Parameter	Symbol	Min.	Typ.	Max	Unit	Conditions	Note
Drain - Source Voltage	V_{DS}			900	V	$T_c = 25^\circ \text{C}$	
Maximum Gate - Source Voltage	$V_{GS(max)}$	-8		+19		Transient	Note 1
Operational Gate-Source Voltage	$V_{GS op}$		-4/15			Static	Note 2
DC Continuous Drain Current	I_D			36	A	$V_{GS} = 15 \text{ V}, T_c = 25^\circ \text{C}, T_J \leq 150^\circ \text{C}$	Fig. 19
				23		$V_{GS} = 15 \text{ V}, T_c = 100^\circ \text{C}, T_J \leq 150^\circ \text{C}$	
Pulsed Drain Current	I_{DM}			90		t_{Pmax} limited by T_{Jmax} $V_{GS} = 15 \text{ V}, T_c = 25^\circ \text{C}$	Fig. 22
Avalanche energy, Single Pulse	E_{AS}			110	mJ	$I_D = 22 \text{ A}, V_{DS} = 50 \text{ V}$	
Power Dissipation	P_D			125	W	$T_c = 25^\circ \text{C}, T_J = 150^\circ \text{C}$	Fig. 20
Operating Junction and Storage Temperature	T_J, T_{stg}			-55 to +150	$^\circ \text{C}$		
Solder Temperature	T_L			260		According to JEDEC J-STD-020	
Mounting Torque	M_D			1 8.8	Nm lbf-in	M3 or 6-32 screw	

Note (1): Recommended turn-on gate voltage is 15V with $\pm 5\%$ regulation tolerance, see Application Note PRD-04814 for additional details

Note (2): Verified by design

Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	Note
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	900	—	—	V	$V_{GS} = 0\text{ V}, I_D = 100\text{ }\mu\text{A}$	Fig. 11
Gate Threshold Voltage	$V_{GS(th)}$	1.8	2.1	3.5		$V_{DS} = V_{GS}, I_D = 5\text{ mA}$	
		—	1.6	—		$V_{DS} = V_{GS}, I_D = 5\text{ mA}, T_J = 150^\circ\text{C}$	
Zero Gate Voltage Drain Current	I_{DSS}	—	1	100	μA	$V_{DS} = 900\text{ V}, V_{GS} = 0\text{ V}$	
Gate-Source Leakage Current	I_{GSS}	—	10	250	nA	$V_{GS} = 15\text{ V}, V_{DS} = 0\text{ V}$	
Drain-Source On-State Resistance	$R_{DS(on)}$	—	65	78	m Ω	$V_{GS} = 15\text{ V}, I_D = 20\text{ A}$	Fig. 4, 5, 6
		—	90	—		$V_{GS} = 15\text{ V}, I_D = 20\text{ A}, T_J = 150^\circ\text{C}$	
Transconductance	g_{fs}	—	16	—	S	$V_{DS} = 20\text{ V}, I_{DS} = 20\text{ A}$	Fig. 7
			13			$V_{DS} = 20\text{ V}, I_{DS} = 20\text{ A}, T_J = 150^\circ\text{C}$	
Input Capacitance	C_{iss}	—	760	—	pF	$V_{GS} = 0\text{ V}, V_{DS} = 600\text{ V}$ $f = 1\text{ MHz}$ $V_{AC} = 25\text{ mV}$	Fig. 17, 18
Output Capacitance	C_{oss}	—	66	—			
Reverse Transfer Capacitance	C_{rss}	—	5	—			
Output Capacitance Stored Energy	E_{oss}	—	16	—	μJ	$V_{DS} = 400\text{ V}, V_{GS} = -4\text{ V}/15\text{ V}, I_D = 20\text{ A},$ $R_{G(ext)} = 2.5\text{ }\Omega, L = 99\text{ }\mu\text{H}, T_J = 150^\circ\text{C}$	Fig. 26 Note 3
Turn-On Switching Energy (Body Diode FWD)	E_{on}	—	250	—			
Turn Off Switching Energy (Body Diode FWD)	E_{off}	—	48	—			
Turn-On Delay Time	$t_{d(on)}$	—	36	—	ns	$V_{DD} = 400\text{ V}, V_{GS} = -4\text{ V}/15\text{ V}$ $I_D = 20\text{ A}, R_{G(ext)} = 2.5\text{ }\Omega,$ Timing relative to V_{DS} Inductive load	Fig. 27
Rise Time	t_r	—	10	—			
Turn-Off Delay Time	$t_{d(off)}$	—	14	—			
Fall Time	t_f	—	9	—			
Internal Gate Resistance	$R_{G(int)}$	—	3.5	—	Ω	$f = 1\text{ MHz}, V_{AC} = 25\text{ mV}$	
Gate to Source Charge	Q_{gs}	—	9	—	nC	$V_{DS} = 400\text{ V}, V_{GS} = -4\text{ V}/15\text{ V}$ $I_D = 20\text{ A}$ Per IEC60747-8-4 pg 21	Fig. 12
Gate to Drain Charge	Q_{gd}	—	12	—			
Total Gate Charge	Q_g	—	33	—			

Reverse Diode Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Typ.	Max.	Unit	Test Conditions	Note
Diode Forward Voltage	V_{SD}	4.4	—	V	$V_{GS} = -4\text{ V}, I_{SD} = 10\text{ A}$	Fig. 8, 9, 10
		4.0	—		$V_{GS} = -4\text{ V}, I_{SD} = 10\text{ A}, T_J = 150^\circ\text{C}$	
Continuous Diode Forward Current	I_S	—	23.5	A	$V_{GS} = -4\text{ V}$	
Diode Pulse Current	I_{SM}	—	90		$V_{GS} = -4\text{ V},$ pulse width t_p limited by T_{jmax}	
Reverse Recovery Time	t_{rr}	28	—	nS	$V_{GS} = -4\text{ V}, I_{SD} = 20\text{ A}, V_R = 400\text{ V}$ $\text{dif}/\text{dt} = 1245\text{ A}/\mu\text{s}, T_J = 150^\circ\text{C}$	
Reverse Recovery Charge	Q_{rr}	185	—	nC		
Peak Reverse Recovery Current	I_{rrm}	10	—	A		

Thermal Characteristics

Parameter	Symbol	Max	Unit	Note
Thermal Resistance from Junction to Case	$R_{\theta JC}$	1.0	$^\circ\text{C}/\text{W}$	Fig. 21
Thermal Resistance From Junction to Ambient	$R_{\theta JA}$	40		

Typical Performance




Figure 1. Output Characteristics $T_j = -55^\circ\text{C}$




Figure 2. Output Characteristics $T_j = 25^\circ\text{C}$




Figure 3. Output Characteristics $T_j = 150^\circ\text{C}$




Figure 4. Normalized On-Resistance vs. Temperature




Figure 5. On-Resistance vs. Drain Current
For Various Temperatures




Figure 6. On-Resistance vs. Temperature
For Various Gate Voltage

Typical Performance




Figure 7. Transfer Characteristic for Various Junction Temperatures




Figure 8. Body Diode Characteristic at -55 °C




Figure 9. Body Diode Characteristic at 25 °C




Figure 10. Body Diode Characteristic at 150 °C




Figure 11. Threshold Voltage vs. Temperature




Figure 12. Gate Charge Characteristics

Typical Performance




Figure 13. 3rd Quadrant Characteristic at -55°C




Figure 14. 3rd Quadrant Characteristic at 25°C




Figure 15. 3rd Quadrant Characteristic at 150°C




Figure 16. Output Capacitor Stored Energy




Figure 17. Capacitances vs Drain-Source Voltage (0 - 200 V)




Figure 18. Capacitances vs Drain-Source Voltage (0 - 900 V)

Typical Performance




Figure 19. Continuous Drain Current Derating vs. Case Temperature




Figure 20. Maximum Power Dissipation Derating vs. Case Temperature




Figure 21. Transient Thermal Impedance (Junction - Case)




Figure 22. Safe Operating Area




Figure 23. Clamped Inductive Switching Energy vs. Drain Current ($V_{DD} = 600\text{ V}$)




Figure 24. Clamped Inductive Switching Energy vs. Drain Current ($V_{DD} = 400\text{ V}$)

Typical Performance




Figure 25. Clamped Inductive Switching Energy vs $R_{G(\text{ext})}$




Figure 26. Clamped Inductive Switching Energy vs Temperature




Figure 27. Switching Times vs. $R_{G(\text{ext})}$




Figure 28. Switching Times Definition




Figure 29. Single Avalanche SOA curve

Test Circuit Schematic





Figure 30. Clamped Inductive Switching
Waveform Test Circuit

Note:
Turn-off and Turn-on switching energy and timing values measured using SiC MOSFET Body Diode as shown above.

Package Dimensions

Package: TO-247-3



SYMBOL	MIN (mm)	MAX (mm)
A	4.83	5.21
A1	2.27	2.52
A2	1.91	2.16
b	1.07	1.33
b1	1.91	2.41
b3	2.87	3.38
c	0.55	0.74
D	20.75	21.05
D1	16	17.4
D2	2.86	3.26
E	15.75	16.13
E1	13.5	14.55
E2	3.68	5.1
E3	1	1.9
E4	12.38	13.43
E5	14.65	15.05
e	5.44 BSC	
L	19.73	20.48
L1	3.97	4.69
ΦP	3.18	4.06
Q	5.42	5.96
S	5.85	6.49
T	17.5° REF.	
W	3.5° REF.	
X	4° REF.	

1	GATE
2	DRAIN
3	SOURCE
4	DRAIN

NOTES:

1. ALL METAL SURFACES ARE TIN PLATED (MATTE), EXCEPT AREA OF CUT.
2. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
3. ALL DIMENSIONS ARE LISTED IN MILLIMETERS. ANGLES ARE IN DEGREES.
4. BURR OR MOLD FLASH SIZE (0.5 mm) IS NOT INCLUDED IN THE DIMENSIONS

Recommended Solder Pad Layout

