

## Silicon Carbide Power MOSFET N-Channel Enhancement Mode

### Features


- 3<sup>rd</sup> Generation SiC MOSFET technology
- High blocking voltage with low on-resistance
- High speed switching with low capacitances
- Fast intrinsic diode with low reverse recovery ( $Q_{rr}$ )
- Halogen free, RoHS compliant

### Typical Applications

- EV charging
- Server power supplies
- Solar PV inverters
- UPS
- DC/DC converters

### Benefits

- Higher system efficiency
- Reduced cooling requirements
- Increased power density
- Increased system switching frequency
- Easy to parallel and simple to drive
- Enable new hard switching PFC topologies (Totem-Pole)



### ORDERING INFORMATION

HT39N650AKZ

 $T_A = -40^\circ \text{ to } 175^\circ \text{ C}$  for all packages

### Key Parameters

Parameter	Symbol	Min.	Typ.	Max	Unit	Conditions	Note
Drain - Source Voltage	$V_{DS}$			650	V	$T_c = 25^\circ \text{ C}$	
Maximum Gate - Source Voltage	$V_{GS(max)}$	-8		+19		Transient	
Operational Gate-Source Voltage	$V_{GS op}$		-4/15			Static	Note 1
DC Continuous Drain Current	$I_D$			39	A	$V_{GS} = 15 \text{ V}, T_c = 25^\circ \text{ C}, T_j \leq 175^\circ \text{ C}$	Fig. 19 Note 2
				27		$V_{GS} = 15 \text{ V}, T_c = 100^\circ \text{ C}, T_j \leq 175^\circ \text{ C}$	
Pulsed Drain Current	$I_{DM}$			99		$t_{Pmax}$ limited by $T_{jmax}$ $V_{GS} = 15 \text{ V}, T_c = 25^\circ \text{ C}$	Fig. 22
Power Dissipation	$P_D$			150	W	$T_c = 25^\circ \text{ C}, T_j = 175^\circ \text{ C}$	Fig. 20
Operating Junction and Storage Temperature	$T_j, T_{stg}$			-40 to +175	°C		
Solder Temperature	$T_L$			260		According to JEDEC J-STD-020	
Mounting Torque	$M_D$			1 8.8	Nm lbf-in	M3 or 6-32 screw	

Note (1): Recommended turn-on gate voltage is 15V with ±5% regulation tolerance, see Application Note PRD-04814 for additional details

Note (2): Verified by design

**Electrical Characteristics ( $T_c = 25^\circ\text{C}$  unless otherwise specified)**

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	Note
Drain-Source Breakdown Voltage	$V_{(\text{BR})DSS}$	650	—	—	V	$V_{GS} = 0 \text{ V}, I_D = 100 \mu\text{A}$	Fig. 11
Gate Threshold Voltage	$V_{GS(\text{th})}$	1.8	2.3	3.6		$V_{DS} = V_{GS}, I_D = 5 \text{ mA}$	
		—	1.9	—		$V_{DS} = V_{GS}, I_D = 5 \text{ mA}, T_J = 175^\circ\text{C}$	
Zero Gate Voltage Drain Current	$I_{DSS}$	—	1	50	$\mu\text{A}$	$V_{DS} = 650 \text{ V}, V_{GS} = 0 \text{ V}$	
Gate-Source Leakage Current	$I_{GSS}$	—	10	250	$\text{nA}$	$V_{GS} = 15 \text{ V}, V_{DS} = 0 \text{ V}$	
Drain-Source On-State Resistance	$R_{DS(on)}$	42	60	79	$\text{m}\Omega$	$V_{GS} = 15 \text{ V}, I_D = 13.2 \text{ A}$	Fig. 4, 5, 6
		—	80	—		$V_{GS} = 15 \text{ V}, I_D = 13.2 \text{ A}, T_J = 175^\circ\text{C}$	
Transconductance	$g_{fs}$	—	10	—	S	$V_{DS} = 20 \text{ V}, I_{DS} = 13.2 \text{ A}$	Fig. 7
		—	9	—		$V_{DS} = 20 \text{ V}, I_{DS} = 13.2 \text{ A}, T_J = 175^\circ\text{C}$	
Input Capacitance	$C_{iss}$	—	1020	—	pF	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}$ $f = 1 \text{ Mhz}$ $V_{AC} = 25 \text{ mV}$	Fig. 17, 18
Output Capacitance	$C_{oss}$	—	80	—			
Reverse Transfer Capacitance	$C_{rss}$	—	9	—			
Effective Output Capacitance (Energy Related)	$C_{o(er)}$	—	95	—		$V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ V to } 400 \text{ V}$	Note 3
Effective Output Capacitance (Time Related)	$C_{o(tr)}$	—	132	—			
$C_{oss}$ Stored Energy	$E_{oss}$	—	15	—	$\mu\text{J}$	$V_{DS} = 600 \text{ V}, f = 1 \text{ Mhz}$	Fig. 16
Turn-On Switching Energy (Body Diode)	$E_{on}$	—	70	—		$V_{DS} = 400 \text{ V}, V_{GS} = -4 \text{ V}/15 \text{ V}, I_D = 13.2 \text{ A}, R_{G(ext)} = 2.5 \Omega, L = 135 \mu\text{H}, T_J = 175^\circ\text{C}$	Fig. 25
Turn Off Switching Energy (Body Diode)	$E_{off}$	—	5	—		FWD = Internal Body Diode of MOSFET	
Turn-On Switching Energy (External Sic Diode)	$E_{on}$	—	67	—		$V_{DS} = 400 \text{ V}, V_{GS} = -4 \text{ V}/15 \text{ V}, I_D = 13.2 \text{ A}, R_{G(ext)} = 2.5 \Omega, L = 135 \mu\text{H}, T_J = 175^\circ\text{C}$	
Turn Off Switching Energy (External Sic Diode)	$E_{off}$	—	6	—		FWD = External Sic DIODE	
Turn-On Delay Time	$t_{d(on)}$	—	8	—	ns	$V_{DD} = 400 \text{ V}, V_{GS} = -4 \text{ V}/15 \text{ V}$ $I_D = 13.2 \text{ A}, R_{G(ext)} = 2.5 \Omega,$ $L = 135 \mu\text{H}$ Timing relative to $V_{DS}$ Inductive load	Fig. 26
Rise Time	$t_r$	—	11	—			
Turn-Off Delay Time	$t_{d(off)}$	—	17	—			
Fall Time	$t_f$	—	5	—			
Internal Gate Resistance	$R_{G(int)}$	—	3	—	$\Omega$	$f = 1 \text{ MHz}, V_{AC} = 25 \text{ mV}$	
Gate to Source Charge	$Q_{gs}$	—	13	—	nC	$V_{DS} = 400 \text{ V}, V_{GS} = -4 \text{ V}/15 \text{ V}$ $I_D = 13.2 \text{ A}$ Per IEC60747-8-4 pg 21	Fig. 12
Gate to Drain Charge	$Q_{gd}$	—	17	—			
Total Gate Charge	$Q_g$	—	46	—			

Note:

<sup>3</sup>  $C_{o(er)}$ , a lumped capacitance that gives same stored energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 400V  
 $C_{o(tr)}$ , a lumped capacitance that gives same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 400V

**Reverse Diode Characteristics ( $T_c = 25^\circ\text{C}$  unless otherwise specified)**

Parameter	Symbol	Typ.	Max.	Unit	Test Conditions	Notes
Diode Forward Voltage, $T_J = 25^\circ\text{C}$	$V_{SD}$	5.1	—	V	$V_{GS} = -4 \text{ V}, I_{SD} = 6.6 \text{ A}, T_J = 25^\circ\text{C}$	Fig. 8, 9, 10
Diode Forward Voltage, $T_J = 175^\circ\text{C}$		4.8	—		$V_{GS} = -4 \text{ V}, I_{SD} = 6.6 \text{ A}, T_J = 175^\circ\text{C}$	
Continuous Diode Forward Current	$I_S$	—	23	A	$V_{GS} = -4 \text{ V}, T_J = 25^\circ\text{C}$	
Diode pulse Current	$I_{SM}$	—	99		$V_{GS} = -4 \text{ V}, \text{pulse width } t_p \text{ limited by } T_{jmax}$	
Reverse Recovery Time	$t_{rr}$	11	—	ns	$V_{GS} = -4 \text{ V}, I_{SD} = 13.2 \text{ A}, V_R = 400 \text{ V}$ $di_p/dt = 4500 \text{ A}/\mu\text{s}, T_J = 175^\circ\text{C}$	
Reverse Recovery Charge	$Q_{rr}$	151	—	nC		
Peak Reverse Recovery Current	$I_{RRM}$	27	—	A		
Reverse Recovery Time	$t_{rr}$	16	—	ns		
Reverse Recovery Charge	$Q_{rr}$	110	—	nC	$V_{GS} = -4 \text{ V}, I_{SD} = 13.2 \text{ A}, V_R = 400 \text{ V}$ $di_p/dt = 2400 \text{ A}/\mu\text{s}, T_J = 175^\circ\text{C}$	
Peak Reverse Recovery Current	$I_{RRM}$	12	—	A		

**Thermal Characteristics**

Parameter	Symbol	Typ.	Unit	Note
Thermal Resistance from Junction to Case	$R_{\theta JC}$	0.99	°C/W	Fig. 21
Thermal Resistance From Junction to Ambient	$R_{\theta JA}$	40		



## Typical Performance




Figure 1. Output Characteristics  $T_j = -40^\circ\text{C}$




Figure 2. Output Characteristics  $T_j = 25^\circ\text{C}$




Figure 3. Output Characteristics  $T_j = 175^\circ\text{C}$




Figure 4. Normalized On-Resistance vs. Temperature




Figure 5. On-Resistance vs. Drain Current  
For Various Temperatures




Figure 6. On-Resistance vs. Temperature  
For Various Gate Voltage



## Typical Performance




Figure 7. Transfer Characteristic for Various Junction Temperatures




Figure 8. Body Diode Characteristic at  $-40^\circ\text{C}$




Figure 9. Body Diode Characteristic at  $25^\circ\text{C}$




Figure 10. Body Diode Characteristic at  $175^\circ\text{C}$




Figure 11. Threshold Voltage vs. Temperature




Figure 12. Gate Charge Characteristics



## Typical Performance




Figure 13. 3rd Quadrant Characteristic at  $-40^{\circ}\text{C}$




Figure 14. 3rd Quadrant Characteristic at  $25^{\circ}\text{C}$




Figure 15. 3rd Quadrant Characteristic at  $175^{\circ}\text{C}$




Figure 16. Output Capacitor Stored Energy




Figure 17. Capacitances vs. Drain-Source Voltage (0 - 200 V)






Figure 18. Capacitances vs. Drain-Source Voltage (0 - 650 V)




## Typical Performance




**Figure 19.** Continuous Drain Current Derating vs. Case Temperature




**Figure 20.** Maximum Power Dissipation Derating vs. Case Temperature




**Figure 21.** Transient Thermal Impedance (Junction - Case)



**Figure 22.** Safe Operating Area




**Figure 23.** Clamped Inductive Switching Energy vs. Drain Current ( $V_{DD} = 400$  V)




**Figure 24.** Clamped Inductive Switching Energy vs.  $R_{G(ext)}$


### Typical Performance




**Figure 25.** Clamped Inductive Switching Energy vs. Temperature



**Figure 26.** Switching Times vs.  $R_{G(ext)}$

**Test Circuit Schematic**



**Figure 27.** Clamped Inductive Switching Waveform Test Circuit



**Figure 28.** Body Diode Recovery Test Circuit

## Package Dimensions

### Package TO-247-4L



SYMBOL	MIN (mm)	MAX (mm)
A	4.83	5.21
A1	2.23	2.54
A2	1.91	2.16
b	1.07	1.33
b1	2.39	2.94
b3	1.07	1.60
b7	1.30	1.70
b8	1.80	2.20
c	0.55	0.68
D	23.30	23.63
D1	16.25	17.65
D2	5.55	5.95
E	15.75	16.13
E1	13.1	14.15
E2	3.68	5.10
E3	1.00	1.90
E4	12.38	13.43
E5	14.65	15.05
e1	5.08 BSC	
L	17.31	17.82
L1	3.97	4.37
L2	2.35	2.65
$\phi P$	3.51	3.65
Q	5.49	6.00
S	6.04	6.30
T	$17.5^\circ$ REF.	
W	$3.5^\circ$ REF.	
X	$4^\circ$ REF.	

1	DRAIN
2	SOURCE
3	DRIVER SOURCE
4	GATE
5	DRAIN

#### NOTE:

- ALL METAL SURFACES ARE TIN PLATED (MATTE), EXCEPT AREA OF CUT.
- DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- ALL DIMENSIONS ARE LISTED IN MILLIMETERS. ANGLES ARE IN DEGREES.
- BURR OR MOLD FLASH SIZE (0.5 mm) IS NOT INCLUDED IN THE DIMENSIONS

### Recommended Solder Pad Layout

