

General Purpose 1.2MHz, RRIO, 1.8V CMOS Amplifiers

Features

General Purpose Amplifiers for Cost-Sensitive Systems

1.2 MHz GBW for Unity-Gain Stable

Micro-Power: 85 μA Supply Current Per Amplifier

Low Input Offset Voltage: ±3.0 mV Maximum


Low Noise: 30 nV/√Hz at 1 kHz

Single 1.8 V to 5.5 V Supply Voltage Range

Rail-to-Rail Input and Output

Internal RF/EMI Filter

Extended Temperature Range: -40 °C to +125 °C



Ordering Information

DEVICE	Package Type	MARKING	Packing	Packing Qty
LMV321AIDCKRG	SC70-5(SOT-353)	10IF,V321A	REEL	3000pcs/reel
LMV321AIDBVRG	SOT-23-5	1C2,V321A	REEL	3000pcs/reel
LMV358AIPG	DIP-8	LMV358A	TUBE	2000pcs/box
LMV358AIDRG	SOP-8	V358A	REEL	2500pcs/reel
LMV358AIDRG4	SOP-8	V358A	REEL	4000pcs/reel
LMV358AIDGKRG	MSOP-8	1MAX,V358A	REEL	3000pcs/reel
LMV358AIDDFRG	SOT-23-8	V358A	REEL	3000pcs/reel
LMV358AIPWRG	TSSOP-8	V358A	REEL	2500pcs/reel
LMV358AIDQ2RG	DFN-8 2*2	V358A	REEL	4000pcs/reel
LMV358AIDQ3RG	DFN-8 3*3	V358A	REEL	5000pcs/reel
LMV324AIDRG	SOP-14	LMV324A	REEL	2500pcs/reel
LMV324AIDRG4	SOP-14	LMV324A	REEL	4000pcs/reel
LMV324AIDGKRG	QSOP-16	V324A	REEL	2500pcs/reel
LMV324AIPWRG	TSSOP-14	V324A	REEL	2500pcs/reel
LMV324AIPG	DIP-14	LMV324A	TUBE	1000pcs/box
LMV324AILQRG	QFN-16 3*3	V324A	REEL	5000pcs/reel



General Description

The LMV321AI /LMV358AI /LMV324AI family of single-, dual-, and quad- channel operational amplifiers is specifically designed for general-purpose cost-sensitive systems and applications. Featuring rail-to-rail input and output (RRIO) swings, and low quiescent current (typical 85 μ A) combined with a wide bandwidth (1.2 MHz) and low noise (30 nV/ $\sqrt{}$ Hz at 1 kHz) makes this family very attractive for a variety of battery-powered applications that require a good balance between cost and performance, such as audio outputs, consumer electronics, smoke detectors, portable medical devices and white goods. The low input bias current supports these amplifiers to be used in applications with mega-ohm source impedances.


The robust design of the LMV321AI /LMV358AI /LMV324AI family provides ease-of-use to the circuit designer: unity-gain stability with capacitive loads of up to 500 pF, integrated RF/EMI rejection filter, no phase reversal in overdrive conditions, and high electro-static discharge (ESD) protection (5kV HBM). The LMV321AI /LMV358AI /LMV324AI amplifiers are optimized for operation at voltages as low as +1.8 V (\pm 0.9 V) and up to +5.5 V (\pm 2.75 V), and over the extended temperature range of -40 °C to +125 °C.

The LMV321AI (single) is available in both SOT23-5 and SC70-5 packages. The LMV358AI (dual) is offered in SOP-8, DIP-8, TSSOP-8, DFN-8, SOT23-8 and MSOP-8 packages. The quad-channel LMV324AI is offered in DIP-14, SOP-14, TSSOP-14 QSOP-16 and QFN-16 packages.

Applications

- Battery-Powered Instruments:
 - -Consumer, Industrial, Medical, Notebooks
- Audio Outputs
- Wireless Sensors:
 - -Home Security, Remote Sensing, Wireless Metering
- Sensor Signal Conditioning:
 - -Sensor Interfaces, Loop-Powered, Active Filters

Pin Configurations (Top View)





Limiting Value

In accordance with the Absolute Maximum Rating System (IEC 60134).

Parameter	Absolute Maximum Rating
Supply Voltage, V_{S+} to V_{S-}	10.0 V
Signal Input Terminals: Voltage, Current	$V_{S-} - 0.5 \; V$ to V_{S+} + 0.5 V, ±10 mA
Output Short-Circuit	Continuous
Storage Temperature Range, T _{stg}	–65 °C to +150 °C
Junction Temperature, T _J	150 ℃
Lead Temperature Range (Soldering 10 sec)	260 ℃

Note: Stress greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ESD Rating

Parameter	Item	Value	Unit
	Human body model (HBM), per MIL-STD-883J / Method 3015.9 (1)	±5000	
Electrostatic Discharge Voltage	Charged device model (CDM), per ESDA/JEDEC JS-002-2014 (2)	±2000	V
Discharge voltage	Machine model (MM), per JESD22-A115C	±250	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible if necessary precautions are taken.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible if necessary precautions are taken.



Electrical Characteristics

 V_S = 5.0V, T_A = +25°C, V_{CM} = V_S /2, V_O = V_S /2, and R_L = 10k Ω connected to V_S /2, unless otherwise noted. **Boldface** limits apply over the specified temperature range, T_A = -40 to +125 °C.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
OFFSI	T VOLTAGE					
Vos	Input offset voltage			±0.7	±3.0	mV
Vos TC	Offset voltage drift	T _A = −40 to +125 °C		±1	3.5	μV/°C
DCDD	Power supply	$V_S = 2.0 \text{ to } 5.5 \text{ V}, V_{CM} < V_{S+} - 2 \text{V}$	80	110		-ID
PSRR	rejection ratio	$T_A = -40 \text{ to } +125 ^{\circ}\text{C}$	75			dB
INPUT	BIAS CURRENT					
				5	50	
I_B	Input bias current	T _A = −40 to +85 °C			200	pА
		T _A = −40 to +125 °C			2000	
los	Input offset current			10	50	pА
NOISE			'			
Vn	Input voltage noise	f = 0.1 to 10 Hz		6		μV _{P-P}
		f = 10 kHz		27		<u> </u>
\mathbf{e}_{n}	Input voltage noise density					nV/√Hz
	noise density	f = 1 kHz		30		
In	Input current Noise density	f = 1 kHz		5		fA/√Hz
INPUT	VOLTAGE					
V _{CM}	Common-mode voltage range		V _S 0.1		V _{S+} +0.1	V
		$V_S = 5.5 \text{ V}, V_{CM} = -0.1 \text{ to } 5.6 \text{ V}$	70	83		
CMRR	Common-mode	$V_{CM} = 0 \text{ to } 5.3 \text{ V},$ $T_A = -40 \text{ to } +125 ^{\circ}\text{C}$	65			dB
CIVILLE	rejection ratio	$V_S = 2.0 \text{ V}, V_{CM} = -0.1 \text{ to } 2.1 \text{ V}$	65	77		uБ
		$V_{CM} = 0$ to 1.8 V, $T_A = -40$ to +125 °C	60			
INPUT	IMPEDANCE					
C···	Input conscitance	Differential		2.0		pF
C _{IN}	Input capacitance	Common mode		3.5		рг
OPEN	-LOOP GAIN					
		R_L = 50 k Ω , V_O = 0.05 to 3.5 V	90	105		
۸۰،۰۰۰	Avoi Open loop voltage gair	T _A = −40 to +125 °C	85			dB
A_{VOL}	Open-loop voltage gain	R_L = 2 k Ω , V_O = 0.15 to 3.5 V	85	100		UD
		T_A = -40 to +125 $^{\circ}$ C	80			



Electrical Characteristics (continued)


VS = 5.0V, T_A = +25°C, V_{CM} = V_S /2, V_O = V_S /2, and R_L = 10k Ω connected to V_S /2, unless otherwise noted. **Boldface** limits apply over the specified temperature range, T_A = -40 to +125 °C.


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
FRE	QUENCY RESPONSE					
GBW	Gain bandwidth product			1.2		MHz
SR	Slew rate	G = +1, C_L = 100 pF, V_O = 1.5 to 3.5V		1		V/µs
THD+N	Total harmonic distortion + noise	G = +1, f = 1 kHz, V ₀ = 1 VRMS		0.003		%
ts	Settling time	To 0.1%, G = +1, 1V step To 0.01%, G = +1, 1V step		1.5 1.8		μs
t _{OR}	Overload Recovery time	To 0.1%, V _{IN} * Gain > V _S		2.5		μs
OUTPL	JT					
V _{OH}	High output	R _L = 50 kΩ	V _{S+} -6	V _{S+} -3		mV
	voltage swing	$R_L = 2 k\Omega$	V _{S+} -100	V _{S+} 65		
V _{OL}	Low output	$R_L = 50 \text{ k}\Omega$		V _{S-} +2	V _{S-} +4	mV
VOL	Voltage swing	R _L = 2 kΩ		V _{S-} +42	V _{S-} +65	111.0
I _{sc}	Short-circuit current	Source current through 10Ω		40		mA
		Sink current through 10Ω		50		
POWE	R SUPPLY			<u> </u>		
Vs	Operating supply voltage		1.8		5.5	V
	Quiescent current			85	120	
lα	(per amplifier)	T_A = -40 to +125 $^{\circ}$ C			150	μA
THERN	IAL CHARACTERISTIC	CS				
T _A	Operating temperature range		-40		+125	${\mathbb C}$
		SC70-5L		333		
		SOT23-5L		190		
		DFN2x2-8L		94		
Α	θ _{JA} Package Thermal Resistance	MSOP-8L		201		°C/W
OJA		SOIC-8L		125		C/VV
		QFN3x3-16L		65		
		TSSOP-14L		112		1
		SOIC-14L		115		



Typical Performance Characteristics


At T_A = +25°C, V_{CM} = V_S /2, and R_L = 10k Ω connected to V_S /2, unless otherwise noted.






Open-loop Gain and Phase as a function of Frequency.


Input Voltage Noise Spectral Density as a function of Frequency.






Common-mode Rejection Ratio as a function of Frequency. Power Supply Rejection Ratio as a function of

 Power Supply Rejection Ratio as a function of Frequency.







Quiescent Current as a function of Supply Voltage.


Quiescent Current as a function of Temperature.












Output Voltage Swing as a function of Output Current.



Short-circuit Current as a function of Supply Voltage.

3.5

Supply Voltage (V)

4.5

5


5.5

0


2

2.5

3



Short-circuit Current as a function of Temperature.



Large Signal Step Response.

Small Signal Step Response.



Application Notes

The LMV321AI/LMV358AI/LMV324AI is a family of low-power, rail-to-rail input and output operational amplifiers specifically designed for portable applications. These devices operate from 1.8 V to 5.5 V, are unity-gain stable, and suitable for a wide range of general purpose applications. The class AB output stage is capable of driving $\leq 10 \mathrm{k}\Omega$ loads connected to any point between VS+ and ground. The input common mode voltage range includes both rails, and allows the LMV321AI/LMV358AI/LMV324AI family to be used in virtually any single-supply application. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications, and makes them ideal for driving sampling analog to-digital converters (ADCs).

The LMV321AI/LMV358AI/LMV324AI features 1.2MHz bandwidth and 1V/ μ s slew rate with only 85 μ A supply current per amplifier, providing good ac performance at very low power consumption. DC applications are also well served with a low input noise voltage of 30nV/ \sqrt{Hz} at 1kHz, low input bias current, and an input offset voltage of ± 3.0 mV maximum. The typical offset voltage drift is 1 μ V/ $^{\circ}$ C, over the full temperature range the input offset voltage changes only 100 μ V (0.7mV to 0.8mV)

OPERATING VOLTAGE

The LMV321AI/LMV358AI/LMV324AI family is optimized for operation at voltages as low as $\pm 1.8 \text{V}$ ($\pm 0.9 \text{ V}$) and up to $\pm 5.5 \text{ V}$ ($\pm 2.75 \text{ V}$). In addition, many specifications apply from $\pm 40 \text{ C}$ to $\pm 125 \text{ C}$. Parameters that vary significantly with operating voltages or temperature are illustrated in the Typical Characteristics graphs.

NOTE: Supply voltages (V_{S+} to V_{S-}) higher than +10V can permanently damage the device.

RAIL-TO-RAIL INPUT

The input common-mode voltage range of the LMV321AI/LMV358AI/LMV324AI extends 100mV beyond the negative and positive supply rails. This performance is achieved with a complementary input stage: an Nchannel input differential pair in parallel with a Pchannel differential pair. The N-channel pair is active for input voltages close to the positive rail, typically V_{S+} –1.4V to the positive supply, whereas the Pchannel pair is active for inputs from 100mV below the negative supply to approximately V_{S+} –1.4V. There is a small transition region, typically V_{S+} –1.2V to V_{S+} –1V, in which both pairs are on. This 200mV transition region can vary up to 200mV with process variation. Thus, the transition region (both stages on) can range from V_{S+} –1.4V to V_{S+} –1.2V on the low end, up to V_{S+} –1V to V_{S+} –0.8V on the high end. Within this transition region, PSRR, CMRR, offset voltage, offset drift, and THD can be degraded compared to device operation outside this region.

The typical input bias current of the LMV321AI/LMV358AI /LMV324AI during normal operation is approximately 5pA. In overdriven conditions, the bias current can increase significantly. The most common cause of an overdriven condition occurs when the operational amplifier is outside of the linear range of operation. When the output of the operational amplifier is driven to one of the supply rails, the feedback loop requirements cannot be satisfied and a differential input voltage develops across the input pins. This differential input voltage results in activation of parasitic diodes inside the front-end input chopping switches that combine with electromagnetic interference (EMI) filter resistors to create the equivalent circuit. Notice that the input bias current remains within specification in the linear region.



INPUT EMI FILTER AND CLAMP CIRCUIT

Figure 1 shows the input EMI filter and clamp circuit. The LMV321AI/LMV358AI/LMV324AI op-amps have internal ESD protection diodes (D1, D2, D3, and D4) that are connected between the inputs and each supply rail. These diodes protect the input transistors in the event of electrostatic discharge and are reverse biased during normal operation. This protection scheme allows voltages as high as approximately 500mV beyond the rails to be applied at the input of either terminal without causing permanent damage. These ESD protection current-steering diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 20mA as stated in the Absolute Maximum Ratings.




Figure 1. Input EMI Filter and Clamp Circuit

Operational amplifiers vary in susceptibility to EMI. If conducted EMI enters the operational amplifier, the dc offset at the amplifier output can shift from its nominal value when EMI is present. This shift is a result of signal rectification associated with the internal semiconductor junctions. Although all operational amplifier pin functions can be affected by EMI, the input pins are likely to be the most susceptible. The EMI filter of the LMV321AI/358AI/324AI is composed of two $5k\Omega$ input series resistors (R_{S1} and R_{S2}), two common-mode capacitors (C_{CM1} and C_{CM2}), and a differential capacitor (C_{DM}). These RC networks set the -3 dB low-pass cutoff frequencies at 35MHz for common-mode signals, and at 22MHz for differential signals.

RAIL-TO-RAIL OUTPUT

Designed as a micro-power, low-noise op-amp, the LMV321AI/358/324 delivers a robust output drive capability. A class AB output stage with common - source transistors is used to achieve full rail-to-rail output swing capability. For resistive loads up to $50k\Omega$, the output swings typically to within 3mV of either supply rail regardless of the power-supply voltage applied. Different load conditions change the ability of the amplifier to swing close to the rails. For resistive loads up to $2-k\Omega$, the output swings typically to within 65mV of the positive supply rail and within 42mV of the negative supply rail.



CAPACITIVE LOAD AND STABILITY

The LMV321AI/LMV358AI/LMV324AI family can safely drive capacitive loads of up to 500pF in any configuration. As with most amplifiers, driving larger capacitive loads than specified may cause excessive overshoot and ringing, or even oscillation. A heavy capacitive load reduces the phase margin and causes the amplifier frequency response to peak. Peaking corresponds to over-shooting or ringing in the time domain. Therefore, it is recommended that external compensation be used if these op-amps must drive a load exceeding 500pF. This compensation is particularly important in the unity-gain configuration, which is the worst case for stability.

A quick and easy way to stabilize the op-amp for capacitive load drive is by adding a series resistor, $R_{\rm ISO}$, between the amplifier output terminal and the load capacitance, as shown in Figure 2. $R_{\rm ISO}$ isolates the amplifier output and feedback network from the capacitive load. The bigger the $R_{\rm ISO}$ resistor value, the more stable $V_{\rm OUT}$ will be. Note that this method results in a loss of gain accuracy because $R_{\rm ISO}$ forms a voltage divider with the $R_{\rm L}$.




Figure 2. Indirectly Driving Heavy Capacitive Load

An improvement circuit is shown in Figure 3. It provides DC accuracy as well as AC stability. The R_F provides the DC accuracy by connecting the inverting signal with the output.

The C_F and R_{ISO} serve to counteract the loss of phase margin by feeding the high frequency component of the output signal back to the amplifier's inverting input, thereby preserving phase margin in the overall feedback loop.

For no-buffer configuration, there are two others ways to increase the phase margin: (a) by increasing the amplifier's gain, or (b) by placing a capacitor in parallel with the feedback resistor to counteract the parasitic capacitance associated with inverting node.




Figure 3. Indirectly Driving Heavy Capacitive Load with DC Accuracy



OVERLOAD RECOVERY

Overload recovery is defined as the time required for the operational amplifier output to recover from a saturated state to a linear state. The output devices of the operational amplifier enter a saturation region when the output voltage exceeds the rated operating voltage, either because of the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return back to the linear state. After the charge carriers return back to the linear state, the device begins to slew at the specified slew rate. Thus, the propagation delay in case of an overload condition is the sum of the overload recovery time and the slew time. The overload recovery time for the LMV321AI/LMV358AI/LMV324AI is approximately 2.5µs.

EMI REJECTION RATIO

Circuit performance is often adversely affected by high frequency EMI. When the signal strength is low and transmission lines are long, an op-amp must accurately amplify the input signals. However, all opamp pins — the non-inverting input, inverting input, positive supply, negative supply, and output pins — are susceptible to EMI signals. These high frequency signals are coupled into an op-amp by various means, such as conduction, near field radiation, or far field radiation. For example, wires and printed circuit board (PCB) traces can act as antennas and pick up high frequency EMI signals.

Amplifiers do not amplify EMI or RF signals due to their relatively low bandwidth. However, due to the nonlinearities of the input devices, op-amps can rectify these out of band signals. When these high frequency signals are rectified, they appear as a dc offset at the output.

The LMV321AI/LMV358AI/LMV324AI have integrated EMI filters at their input stage. A mathematical method of measuring EMIRR is defined as follows: EMIRR = $20 \log (V_{\text{IN PEAK}} / \Delta V_{\text{OS}})$

INPUT-TO-OUTPUT COUPLING

To minimize capacitive coupling, the input and output signal traces should not be parallel. This helps reduce unwanted positive feedback.

MAXIMIZING PERFORMANCE THROUGH PROPER LAYOUT

To achieve the maximum performance of the extremely high input impedance and low offset voltage of the LMV321AI/LMV358AI/LMV324AI, care is needed in laying out the circuit board. The PCB surface must remain clean and free of moisture to avoid leakage currents between adjacent traces. Surface coating of the circuit board reduces surface moisture and provides a humidity barrier, reducing parasitic resistance on the board. The use of guard rings around the amplifier inputs further reduces leakage currents. Figure 4 shows proper guard ring configuration and the top view of a surface-mount layout. The guard ring does not need to be a specific width, but it should form a continuous loop around both inputs. By setting the guard ring voltage equal to the voltage at the non-inverting input, parasitic capacitance is minimized as well. For further reduction of leakage currents, components can be mounted to the PCB using Teflon standoff insulators.





Figure 4. Use a guard ring around sensitive pins


Other potential sources of offset error are thermoelectric voltages on the circuit board. This voltage, also called Seebeck voltage, occurs at the junction of two dissimilar metals and is proportional to the temperature of the junction. The most common metallic junctions on a circuit board are solder-toboard trace and solder-to-component lead. If the temperature of the PCB at one end of the component is different from the temperature at the other end, the resulting Seebeck voltages are not equal, resulting in a thermal voltage error.

This thermocouple error can be reduced by using dummy components to match the thermoelectric error source. Placing the dummy component as close as possible to its partner ensures both Seebeck voltages are equal, thus canceling the thermocouple error. Maintaining a constant ambient temperature on the circuit board further reduces this error. The use of a ground plane helps distribute heat throughout the board and reduces EMI noise pickup.




SOT-23-5






Dimensions In	Dimensions In Millimeters(SOT-23-5)											
Symbol:	Α	A1	В	С	C1	D	Q	а	b	е		
Min:	1.05	0.00	2.82	2.65	1.50	0.30	0°	0.30	0.05 BCC	1 00 BCC		
Max:	1.15	0.15	3.02	2.95	1.70	0.60	8°	0.40	0.95 BSC	1.90 BSC		

SC70-5






Dimensions In Millimeters(SC70-5)										
Symbol:	А	A1	В	С	C1	D	Q	а	b	е
Min:	0.90	0.00	2.00	2.15	1.15	0.26	0°	0.15	0.65	1.30 BSC
Max:	1.00	0.15	2.20	2.45	1.35	0.46	8°	0.35	BSC	1.30 BSC





MSOP-8



Dimensions In Millimeters(MSOP-8)											
Symbol:	Α	A1	В	С	C1	D	Q	а	b		
Min:	0.80	0.05	2.90	4.75	2.90	0.35	0°	0.25	0.65 BSC		
Max:	0.90	0.20	3.10	5.05	3.10	0.75	8°	0.35	0.00 BSC		

SOP-8







Dimensions In M	Dimensions In Millimeters(SOP-8)											
Symbol:	Α	A1	В	С	C1	D	Q	а	b			
Min:	1.35	0.05	4.90	5.80	3.80	0.40	0°	0.35	1.27 BSC			
Max:	1.55	0.20	5.10	6.20	4.00	0.80	8°	0.45	1.27 BSC			



DIP-8









Dimensions In	Dimensions In Millimeters(DIP-8)											
Symbol:	Α	В	D	D1	Е	L	L1	а	b	С	d	
Min:	6.10	9.00	8.10	7.42	3.10	0.50	3.00	1.50	0.85	0.40	2.54 BSC	
Max:	6.68	9.50	10.9	7.82	3.55	0.70	3.60	1.55	0.90	0.50	2.04 650	

SOP-14






Dimensions In Millimeters(SOP-14)											
Symbol:	А	A1	В	С	C1	D	Q	а	b		
Min:	1.35	0.05	8.55	5.80	3.80	0.40	0°	0.35	1.27 BSC		
Max:	1.55	0.20	8.75	6.20	4.00	0.80	8°	0.45	1.27 530		




TSSOP-14



Dimensions In Millimeters(TSSOP-14)											
Symbol:	Α	A1	В	С	C1	D	Q	а	b		
Min:	0.85	0.05	4.90	6.20	4.30	0.40	0°	0.20	0.65 BSC		
Max:	0.95	0.20	5.10	6.60	4.50	0.80	8°	0.25	0.00 BSC		


DFN-8 2*2




Dimensions In Millimeters(DFN-8 2*2)										
Symbol:	Α	A1	В	B1	Е	F	а	b		
Min:	0.85	0	1.90	1.90	0.15	0.25	0.18	0.50TYP		
Max:	0.95	0.05	2.10	2.10	0.25	0.45	0.30	0.5011P		




TSSOP-8 (4.4*3.0)






Dimensions In Millimeters(TSSOP-8)										
Symbol:	Α	A1	В	С	C1	D	Q	а	b	
Min:	0.85	0.05	2.90	6.20	4.30	0.40	0°	0.20	O SE DOC	
Max:	0.95	0.20	3.10	6.60	4.50	0.80	8°	0.25	0.65 BSC	

SOT-23-8






Dimensions In Millimeters(SOT-23-8)											
Symbol:	А	A1	В	С	C1	D	Q	а	b		
Min:	1.00	0.00	2.82	2.65	1.50	0.30	0°	0.30	0.65 BSC		
Max:	1.15	0.15	3.02	2.95	1.70	0.60	8°	0.50	0.00 650		





QFN-16 3*3



Dimensions In Millimeters(QFN-16 3*3)										
Symbol:	Α	A1	В	B1	Е	F	а	b		
Min:	0.85	0	2.90	2.90	0.15	0.25	0.18	0.50TYP		
Max:	0.95	0.05	3.10	3.10	0.25	0.45	0.30	0.5011P		

QSOP16







Dimensions In Millimeters(QSOP16)										
Symbol:	Α	A1	В	С	C1	D	Q	а	b	
Min:	1.35	0.05	4.80	5.80	3.80	0.40	0°	0.20	0.635 BSC	
Max:	1.55	0.20	5.10	6.20	4.00	0.80	8°	0.25	0.033 BSC	




DIP14





Dimensions In Millimeters(DIP14)											
Symbol:	Α	В	D	D1	Е	L	L1	а	С	d	
Min:	6.10	18.94	8.10	7.42	3.10	0.50	3.00	1.50	0.40	2.54.BSC	
Max:	6.68	19.56	10.9	7.82	3.55	0.70	3.60	1.55	0.50	2.54 BSC	

DFN-8 3*3



Dimensions In Millimeters(DFN-8 3*3)										
Symbol:	Α	A 1	В	B1	E	F	а	b		
Min:	0.85	0.00	2.90	2.90	0.20	0.30	0.20	0.65 BSC		
Max:	0.95	0.05	3.10	3.10	0.25	0.50	0.34	0.05 BSC		



Revision History

REVISION NUMBER	DATE	REVISION	PAGE
V1.0	2015-11	New	1-20
V1.1	2025-3	Document Reformatting	1-20



LMV321AI/358AI/324AI

IMPORTANT STATEMENT:

Hanschip Semiconductor reserves the right to change its products and services without notice. Before ordering, the customer shall obtain the latest relevant information and verify whether the information is up to date and complete. Hanschip Semiconductor does not assume any responsibility or obligation for the altered documents.

Customers are responsible for complying with safety standards and taking safety measures when using Hanschip Semiconductor products for system design and machine manufacturing. You will bear all the following responsibilities: select the appropriate Hanschip Semiconductor products for your application; Design, validate and test your application; Ensure that your application meets the appropriate standards and any other safety, security or other requirements. To avoid the occurrence of potential risks that may lead to personal injury or property loss.

Hanschip Semiconductor products have not been approved for applications in life support, military, aerospace and other fields, and Hanschip Semiconductor will not bear the consequences caused by the application of products in these fields. All problems, responsibilities and losses arising from the user's use beyond the applicable area of the product shall be borne by the user and have nothing to do with Hanschip Semiconductor, and the user shall not claim any compensation liability against Hanschip Semiconductor by the terms of this Agreement.

The technical and reliability data (including data sheets), design resources (including reference designs), application or other design suggestions, network tools, safety information and other resources provided for the performance of semiconductor products produced by Hanschip Semiconductor are not guaranteed to be free from defects and no warranty, express or implied, is made. The use of testing and other quality control technologies is limited to the quality assurance scope of Hanschip Semiconductor. Not all parameters of each device need to be tested.

The documentation of Hanschip Semiconductor authorizes you to use these resources only for developing the application of the product described in this document. You have no right to use any other Hanschip Semiconductor intellectual property rights or any third party intellectual property rights. It is strictly forbidden to make other copies or displays of these resources. You should fully compensate Hanschip Semiconductor and its agents for any claims, damages, costs, losses and debts caused by the use of these resources. Hanschip Semiconductor accepts no liability for any loss or damage caused by infringement.