FEATURES

- 4 channel CODEC with on-chip digital filters
- · Selectable A-law or m-law companding
- Master clock frequency selection: 2.048 MHz, 4.096 MHz or 8.192 MHz
 - Internal timing automatically adjusted based on MCLK and frame sync signal
- Separate PCM and master clocks
- Single PCM port with up to 8.192 MHz data rate (128 time slots)
- Transhybrid balance impedance hardware adjustable via external components
- Transmit gains hardware adjustable via external components
- Low power +5.0 V CMOS technology
- +5.0 V single power supply
- Package available: 32 pin PLCC


DESCRIPTION

The 821004J is a single-chip, four channel PCM CODEC with on-chip filters. The device provides analog-to-digital and digital-to-analog conversions and supports both a-law and μ —law companding. The digital filters in 821004J provides the necessary transmit and receive filtering for voice telephone circuit to interface with time-division multiplexed systems. All of the digital filters are performed in digital signal processors operating from an internal clock, which is derived from MCLK. The fixed filters set the transmit and receive gain and frequency response.

In the 821004J the PCM data is transmitted to and received from the PCM highway in time slots determined by the individual Frame Sync signals (FSR_n and FSX_n , where n = 1-4) at rates from 256 KHz to 8.192 MHz. Both Long and Short Frame Sync modes are available in the 821004J.

The 821004J can be used in digital telecommunication applications such as PBX, Central Office Switch, Digital Telephone and Integrated Voice/Data Access Unit.


FUNCTIONAL BLOCK DIAGRAM



INDUSTRIAL TEMPERATURE RANGE

NOVEMBER 2020

PIN CONFIGURATIONS



PIN DESCRIPTION

Name	I/O	Pin Number	Description
AGND		10	Analog Ground. All ground pins should be connected to the ground plane of the circuit board.
VCCA		8	+5 V Analog Power Supply. All power supply pins should be connected to the power plane of the circuit board.
DGND		27	Digital Ground. All ground pins should be connected to the ground plane of the circuit board.
VCCD		25	+5 V Digital Power Supply. All power supply pins should be connected to the power plane of the circuit board.
DR	ı	24	Receive PCM Data Input. The PCM data for Channel 1, 2, 3 and 4 is shifted serially into DR pin by the Receive Frame Sync Signal (FSR) with MSB first. A byte of data for each channel is received every 125 µs at the PCLK rate.
DX	0	26	Transmit PCM Data Output. The PCM data for Channel 1, 2, 3 and 4 is shifted serially out to the DX pin by the Transmit Frame Sync Signal (FSX) with MSB first. A byte of data for each channel is transmitted every 125 μs at the PCLK rate. DX is high impedance between time slots.
FSR1 FSR2 FSR3 FSR4	I	23 21 19 17	Receive Frame Sync Input for Channel 1/2/3/4 This 8kHz signal pulse identifies the receive time slot for Channel N on a system's receive PCM frame. It must be synchronized to PCLK.
FSX1 FSX2 FSX3 FSX4	I	22 20 18 16	Transmit Frame Sync Input for Channel 1/2/3/4 This 8 kHz signal pulse identifies the transmit time slot for Channel N on a system's transmit PCM frame. It must be synchronized to PCLK.
IREF	0	9	Reference Current. The IREF output is biased at the internal reference voltage. A resistor placed from IREF to ground sets the reference current used by the analog-to-digital converter to encode the signal current present on IINn pin (n is channel number, n = 1 to 4) into digital form.
VOUT1 VOUT2 VOUT3 VOUT4	0	4 7 11 14	Voice Frequency Receiver Output for Channel 1/2/3/4 This is the output of receiver amplifier for Channel N. The received digital data from DR is processed and converted to an analog signal at this pin.
IIN1 IIN2 IIN3 IIN4	I	5 6 12 13	Voice Frequency Transmitter Input for Channel 1/2/3/4 This is the input to the gain setting amplifier in the transmit path for Channel N. The analog voice band voltage signal is applied to this pin through a resistor. This input is a virtual AC ground input, which is biased at the IREF pin.
MCLK	ı	30	Master Clock. The Master Clock provides the clock for the DSP. It can be either 2.048 MHz or 4.096 MHz. The 821004J determines the MCLK frequency via the FSX inputs and makes the necessary internal adjustments automatically. The MCLK frequency must be an integer multiple of the FSX frequency.
PCLK	I	29	PCM Clock. The PCM Clock shifts out the PCM data to the DX pin and shifts in PCM data from the DR pin. The PCM clock frequency is an integer multiple of the frame sync frequency. When PCLK is connected to MCLK, the PCM clock can generate the DSP clock as well.
TSC	0	28	Time Slot Control. This open drain output is low active. When the PCM data is transmitted to the DX pin for any of the four channels, this pin will be pulled low.
A/m	I	15	A/ μ -Law Selection. When this pin is low, μ -Law is selected; when this pin is high, A-Law is selected. This pin can be connected to VCCD or DGND pin directly.

PIN DESCRIPTION (cont'd)

Name	I/O	Pin Number	Description
PDN1 PDN2 PDN3 PDN4	ı	2 1 32 31	Channel 1/2/3/4 Power Down. When this pin is high, Channel N is powered down.
CNF	0	3	Capacitor For Noise Filter. This pin should be connected to AGND through a 0.1µF capacitor.
NC	-		No connection

FUNCTIONAL DESCRIPTION

The 821004J contains four channel PCM CODEC with on chip digital filters. It provides the four-wire solution for the subscriber line circuitry in digital switches. The device converts analog voice signal to digital PCM data, and converts digital PCM data back to analog signal. Digital filters are used to bandlimit the voice signals during the conversion. Either A-law or μ -law is supported by the 821004J. The law selection is performed by A/ μ pin.

The frequency of the master clock (MCLK) can be 2.048 MHz, 4.096 MHz, or 8.192 MHz. Internal circuitry determines the master clock frequency automatically.

The serial PCM data for four channels are time multiplexed via two pins, DX and DR. The time slots of the four channels are determined by the individual Frame Sync signals at rates from 256 kHz to 8.192 MHz. For each channel, the 821004J provides a transmit Frame Sync signal and a receive Frame Sync signal.

Each channel of the 821004J can be powered down independently to save power consumption. The Channel Power Down Pins PDN1-4 configure channels to be active (power-on) or standby (power-down) separately.

Signal Processing

High performance oversampling Analog-to-Digital Converters (ADC) and Digital-to-Analog Converters (DAC) are used in the 821004J to provide the required conversion accuracy. The associated decimation and interpolation filtering are realized with both dedicated hardware and Digital Signal Processor (DSP). The DSP also handles all other necessary functions such as PCM bandpass filtering and sample rate conversion.

Transmit Signal Processing

In the transmit path, the analog input signal is received by the ADC and converted into digital data. The digital output of the oversampling ADC is decimated and sent to the DSP. The transmit filter is implemented in the DSP as a digital bandpass filter. The filtered signal is further decimated and compressed to PCM format.

Transmit PCM Interface

The transmit PCM interface clocks out 1 byte (8 bits) PCM data out of DX pin every 125 μ s. The transmit logic, synchronized by the Transmit Frame Sync signal (FSXn), controls the data transmission. The FSXn pulse identifies the transmit time slot of the PCM frame for Channel N. The PCM Data is transmitted serially on DX pin with the Most Significant Bit (MSB) first. When the PCM data is being output on DX pin, the $\overline{\text{TSC}}$ signal will be pulled low.

Receive Signal Processing

In the receive path, the PCM code is received at the rate of 8,000 samples per second. The PCM code is expanded and sent to the DSP for interpolation. A receive filter is implemented in the DSP as a digital lowpass filter. The filtered signal is then sent to an oversampling DAC. The DAC output is post-filtered and delivered at VOUT pin by an amplifier. The amplifier can drive resistive load higher than 2 K Ω .

Receive PCM Interface

The receive PCM interface clocks 1 byte (8 bits) PCM data into DR pin every 125 μ s. The receive logic, synchronized by the Receive Frame Sync signal (FSRn), controls the data receiving process. The FSRn pulse identifies the receive time slot of the PCM frame for Channel N. The PCM Data is received serially on DR pin with the Most Significant Bit (MSB) first.

Hardware Gain Setting In Transmit Path

The transmit gain of the 821004J for each channel can be set by 2 resistors, R_{REF} and R_{TXn} (as shown in Figure 1), according to the following equation:

$$G_{t} = \frac{3 \cdot R_{REF}}{R_{TXn}}$$

The receive gain of 821004J is fixed and equal to 1.




Figure 1. 821004J Transmit Gain Setting for Channel 1

OPERATING THE 821004J

The following descriptions about operation applies to all four channels of the 821004J.

Power-on Sequence and Master Clock Configuration

To power on the 821004J users should follow this sequence:

- 1. Apply ground;
- 2. Apply VCC, finish signal connections;
- 3. Set PDN1-4 pins high, thus all of the 4 channels are powered down;

The master clock (MCLK) frequency of 821004J can be configured as 2.048 MHz, 4.096 MHz or 8.192 MHz. Using the Transmit Frame Sync (FSX) inputs, the device determines the MCLK frequency and makes the necessary internal adjustments automatically. The MCLK frequency must be an integer multiple of the Frame Sync frequency.

Operating Modes

There are two operating modes for each transmit or receive channel: standby mode (when the channel is powered down) and normal mode (when the channel is powered on). The mode selection of each channel is done by its corresponding PDN pin. When PDNn is 1, Channel N is in standby mode; when PDNn is 0, Channel N is in normal mode.

In standby mode, all circuits are powered down with the analog outputs placed in high impedance state.

In normal mode, each channel of the 821004J is able to transmit and receive both PCM and analog information. The normal mode is used when a telephone call is in progress.

Companding Law Selection

An A/ μ pin is provided by 821004J for the companding law selection. When this pin is low, μ -law is selected; when the pin is high, A-law is selected.

ABSOLUTE MAXIMUM RATINGS

Rating	Com'l & Ind'l	Unit
Power Supply Voltage	≤ 6.5	V
Voltage on Any Pin with Respect to	-0.5 to 5.5	V
Ground		
Package Power Dissipation	≤ 600	mW
Storage Temperature	-65 to +150	°C

NOTE: Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Parameter	Min.	Тур.	Max.	Unit
Operating Temperature	-40		+85	°C
Power Supply Voltage	4.75	·	5.25	V

NOTE: MCLK: 2.048 MHz, 4.096 MHz or 8.192 MHz with tolerance of \pm 50 ppm

ELECTRICAL CHARACTERISTICS

Digital Interface

Parameter	Description	Min	Тур	Max	Units	Test Conditions
V _{IL}	Input Low Voltage			8.0	V	All digital inputs
ViH	Input High Voltage	2.0			٧	All digital inputs
V _{OL}	Output Low Voltage			0.4	V	DX, TSC,IL = 14mA
				8.0	V	All other digital outputs,
						IL = 4mA.
				0.2	V	All digital pins, IL = 14mA
Vон	Output High Voltage	VDD-0.6			V	DX, IH = -7 mA, all other outputs, IH = -4 mA
		VDD-0.2			V	All digital pins, IH = -1mA
lı	Input Current	-10		10	μΑ	Any digital inputs GND <vin<vdd< td=""></vin<vdd<>
loz	Output Current in High-impedance State	-10		10	μΑ	DX
Cı	Input Capacitance			5	pF	

Note: Total current must not exceed absolute maximum ratings.

Power Dissipation

Parameter	Description	Min	Тур	Max	Units	Test Conditions
PD2	Operating Power Dissipation 1		180	240	mW	All channels are active
PD1	Operating Power Dissipation 1		60	90	mW	Only one channel is active
PD0	Standby Power Dissipation		4	10	mW	All channels are powered down, with only MCLK present

Note: Power measurements are made at MCLK = 4.096 MHz, outputs unloaded

Analog Interface

Parameter	Description	Min	Тур	Max	Units	Test Conditions
V out1	Output Voltage	2.25	2.4	2.6	V	Alternating±zero μ-law PCM code applied to DR.
V OUT2	Output Voltage Swing	3.25			V P-P	RL=2000Ω
Ro	Output Resistance		1	4	Ω	0dBm0, 1020Hz PCM code applied to DR
R∟	Load Resistance	2000			Ω	External loading
I _{IR}	Analog Input Current Range		±40		μΑ	$R_{REF} = 13k\Omega$
lios	Offset Current Allowed on IIN	-1.6		+1.6	μΑ	
Іоит	VOUT Output Current (F< 3400Hz)	-5		5	mA	
lz	Output Leakage Current	-10		10	μΑ	Power down
C∟	Load Capacitance			100	pF	External loading

TRANSMISSION CHARACTERISTICS

0dBm0 is defined as 0.6832Vrms for A-law and 0.6778 Vrms for μ -law, both for 600 Ω load. Unless otherwise noted, the analog input is a 0 dBm0, 1020 Hz sine wave; the input amplifier is set for unity gain. The digital input is a PCM bit stream equivalent to that obtained by passing a 0 dBm0, 1020 Hz sine wave through an ideal encoder. The output level is $\sin(x)/x$ -corrected. Typical value are tested at VDD = 5V and TA = 25°C.

Absolute Gain

Parameter	Description	Min	Тур	Max	Units	Test Conditions
GXA	Transmit Gain, Absolute					Signal input of 0 dBm0, μ-law or A-law
	0°C to 85°C	-0.30		0.30	dB	
	-40°C	-0.40		0.40	dB	
GRA	Receive Gain, Absolute					Measured relative to 0 dBm0, μ-law or A-law, PCM input of
	0°C to 85°C	-0.30		0.30	dB	0 dBm0 1020 Hz, R_L = 10 kΩ
	-40°C	-0.40		0.40	dB	,

Gain Tracking

Parameter	Description	Min	Тур	Max	Units	Test Conditions
GTx	Transmit Gain Tracking					Tested by sinusoidal method, A-law or μ-law
	+3 dBm0 to -37 dBm0 (exclude -37 dBm0)	-0.25		0.25	dB	
	-37 dBm0 to -50 dBm0 (exclude -50 dBm0)	-0.50		0.50	dB	
	-50 dBm0 to -55 dBm0	-1.40		1.40	dB	
GT _R	Receive Gain Tracking					Tested by sinusoidal method, A-law or μ-law
	+3 dBm0 to -40 dBm0 (exclude -40 dBm0)	-0.10		0.10	dB	
	-40 dBm0 to -50 dBm0 (exclude -50 dBm0)	-0.25		0.50	dB	
	-50 dBm0 to -55 dBm0	-0.50		0.50	dB	

Frequency Response

Parameter	Description	Min	Тур	Max	Units	Test Conditions
Gxr	Transmit Gain, Relative to GxA					
	f = 50 Hz			-30	dB	
	f = 60 Hz			-30	dB	
	f = 300 Hz to 3000 Hz	-0.15		0.15	dB	
	f = 3000 Hz to 3400 Hz	-0.4		0.15	dB	
	f = 3600 Hz			-0.1	dB	
	f ≥ 4600 Hz			-35	dB	
G _{RR}	Receive Gain, Relative to GRA					
	f < 300 Hz			0	dB	
	f = 300 Hz to 3000 Hz	-0.15		0.15	dB	
	f = 3000 Hz to 3400 Hz	-0.4		0.15	dB	
	f = 3600 Hz			-0.2	dB	
	f ≥ 4600 Hz			-35	dB	

Group Delay

Parameter	Description	Min	Тур	Max	Units	Test Conditions
Dxa	Transmit Delay, Absolute *			340	μs	
Dxr	Transmit Delay, Relative to 1800 Hz f = 500 Hz - 600 Hz f = 600 Hz -1000 Hz f = 1000 Hz - 2600 Hz f = 2600 Hz - 2800 Hz			280 150 80 280	μs μs μs μs	
D _{RA}	Receive Delay, Absolute *			260	μs	
Drr	Receive Delay, Relative to 1800 Hz f = 500 Hz - 600 Hz f = 600 Hz -1000 Hz f = 1000 Hz - 2600 Hz f = 2600 Hz - 2800 Hz			50 80 120 150	μs μs μs μs	

Note*: Minimum value in transmit and receive path.

Distortion

Parameter	Description	Min	Тур	Max	Units	Test Conditions
STDx	Transmit Signal to Total Distortion Ratio					ITU-T O.132
	A-law :					Sine Wave Method, Psophometric Weighted for A-
	Input level = 0 dBm0	36			dB	law, C Message Weighted for μ-law.
	Input level = -30 dBm0	36			dB	
	Input level = -40 dBm0	30			dB	
	Input level = -45 dBm0	24			dB	
	μ-law :					
	Input level = 0 dBm0	36			dB	
	Input level = -30 dBm0	36			dB	
	Input level = -40 dBm0	31			dB	
	Input level = -45 dBm0	27			dB	
STDR	Receive Signal to Total Distortion Ratio					ITU-T 0.132
	A-law:					
	Input level = 0 dBm0	36			dB	Sine Wave Method, Psophometric Weighted for A-
	Input level = -30 dBm0	36			dB	law;Sine Wave Method,C Message Weighted for μ-
	Input level = -40 dBm0	30			dB	law;
	Input level = -45 dBm0	24			dB	
	μ-law:	00				
	Input level = 0 dBm0	36			dB	
	Input level = -30 dBm0	36			dB	
	Input level = -40 dBm0	31			dB	
	Input level = -45 dBm0	27		10	dB	
SFDx	Single Frequency Distortion, Transmit			-42	dBm0	200 Hz - 3400 Hz, 0 dBm0 input, output any other
						single frequency ≤ 3400 Hz
SFDR	Single Frequency Distortion, Receive			-42	dBm0	200 Hz - 3400 Hz, 0 dBm0 input, output any other
						single frequency ≤ 3400 Hz
IMD	Intermodulation Distortion			-42	dBm0	Transmit or receive,two frequencies in the range
						(300 Hz- 3400 Hz) at -6 dBm0

Noise

Parameter	Description	Min	Тур	Max	Units	Test Conditions
Nxc	Transmit Noise, C Message Weighted for μ-law			16	dBrnC0	
N _{XP}	Transmit Noise, Psophometric Weighted for A-law			-68	dBm0p	
N _{RC}	Receive Noise, C Message Weighted for μ-law			12	dBrnC0	
N _{RP}	Receive Noise, Psophometric Weighted for A-law			-78	dBm0p	
N _{RS}	Noise, Single Frequency			-53	dBm0	IIN = 0 A, tested at VOUT
	f = 0 kHz – 100 kHz					
PSRx	Power Supply Rejection Transmit					VDD = 5.0 VDC + 100 mVrms
	f = 300 Hz – 3.4 kHz	40			dB	
	f = 3.4 kHz – 20 kHz	25			dB	
PSR _R	Power Supply Rejection Receive					PCM code is positive one LSB, VDD = 5.0 VDC +
	f = 300 Hz – 3.4 kHz	40			dB	100 mVrms
	f = 3.4 kHz – 20 kHz	25			dB	
SOS	Spurious Out-of-Band Signals at VOUT Relative to					0 dBm0, 300 Hz - 3400 Hz input
	Input PCM code applied:					'
	4600 Hz – 20 kHz			-40	dB	
	20 kHz – 50 kHz			-30	dB	

Interchannel Crosstalk

Parameter	Description	Min	Тур	Max	Units	Test Conditions
XT _{X-R}	Transmit to Receive Crosstalk		-85	-78	dB	300 Hz – 3400 Hz, 0 dBm0 signal into IIN of interfering channel. Idle PCM code into channel under test.
XT _{R-X}	Receive to Transmit Crosstalk		-85	-80	dB	300 Hz – 3400 Hz, 0 dBm0 PCM code into interfering channel. IIN = 0 A for channel under test.
XT _{X-X}	Transmit to Transmit Crosstalk		-85	-78	dB	300 Hz – 3400 Hz, 0 dBm0 signal into IIN of interfering channel. IIN = 0 A for channel under test.
XT _{R-R}	Receive to Receive Crosstalk		-85	-80	dB	300 Hz – 3400 Hz, 0 dBm0 PCM code into interfering channel. Idle PCM code into channel under test.

Intrachannel Crosstalk

Parameter	Description	Min	Тур	Max	Units	Test Conditions
XT _{X-R}	Transmit to Receive Crosstalk		-80	-70	dB	300 Hz – 3400 Hz, 0 dBm0 signal into IIN. Idle PCM code into DR.
XT _{R-X}	Receive to Transmit Crosstalk		-80	-70	dB	300 Hz – 3400 Hz, 0 dBm0 PCM code into DR. IIN = 0 A.

TIMING CHARACTERISTICS

Clock

Parameter	Description	Min	Тур	Max	Units	Test Conditions
t1	PCLK Duty Cycle	40		60	%	PCLK=512kHz to 8.192MHz
t2	PCLK Rise and Fall Time			25	ns	PCLK=512kHz to 8.192MHz
t3	MCLK Duty Cycle	40		60	%	MCLK=2.048Hz,4.096MHz or 8.192MHz
t4	MCLK Rise and Fall Time			15	ns	MCLK=2.048Hz,4.096MHz or 8.192MHz
t5	PCLK Clock Period	244			ns	PCLK=512kHz to 8.192MHz

Transmit

Parameter	Description	Min	Тур	Max	Units	Test Conditions
t11	Data Output Delay Time (for Short Frame Sync Mode)	5		70	ns	
t12	Data Hold Time	5		70	ns	
t13	Data Delay to High-Z	50		220 t5+70	ns	
t14	Frame sync Hold Time	50			ns	
t15	Frame sync High Setup Time	55		t5-50	ns	
t16	TSC Enable Delay Time(for Short Frame Sync Mode)			80	ns	
t17	TSC Disable Delay Time	50		220 t5+70	ns	
t18	Data Output Delay Time(for Long Frame Sync Mode)	5		40	ns	
t19	TSC Enable Delay Time(for Long Frame Sync Mode)	5		40	ns	
t21	Receive Data Setup Time	25			ns	
t22	Receive Data Hold Time	5			ns	

Note: Timing parameter t13 is referenced to a high-impedance state.




Figure 2. MCLK Timing




Figure 3. PCM Interface Timing for Short Frame Mode






Figure 4. PCM Interface Timing for Long Frame Mode

ORDERING INFORMATION



Data Sheet Document History

7/31/2014 Removed leaded device and added green. PDN CQ-13-01 11/02/2020 Updated adding Tape and Reel



08 8

REVISIONS
DESCRIPTION

APPROVED **∃**


z	Æ	₹	E2	E1	E	D2	21	D	A2	A1	Α	Ľ) ₩ 3	:≺v
			.245	.549	.585	.195	.449	.485	.053	.075	.125	MIN		JEDEC
52	و	7	.255	.551	.590	.205	.451	.490	_	.078	.132	MON	ΑE	C VARIATION
			.265	.553	.595	.215	.453	.495	.068	.095	.140	MAX		Ō
			5	3,4		5	3,4					E	⊣ □	z

NOTES:

- 1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- \triangle DATUMS [A-B] AND [-D-] TO BE DETERMINED AT DATUM PLANE [-H-]
- △ DIMENSIONS D1 AND E1 ARE TO BE DETERMINED AT DATUM PLANE [-H-]
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS .010 PER SIDE. D1 AND E1 ARE BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH
- DIMENSIONS D2 AND E2 ARE TO BE DETERMINED AT SEATING PLANE [-C-] CONTACT POINT
- DETAIL OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- △ LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .007 TOTAL MAXIMUM PER LEAD
- **B** EXACT SHAPE OF EACH CORNER IS OPTIONAL
- THESE DIMENSIONS DETERMINE THE MAXIMUM ANGLE OF THE LEAD FOR SOCKET APPLICATIONS
- 10 ALL DIMENSIONS ARE IN INCHES
- THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MS-016, VARIATION AE

JU VU	10/08/04 TU VU	ADD "GREEN" PLG NOMENCLATURE	08	
	03/15/95	REDRAW TO JEDEC FORMAT	07	27646
APPROVED	DATE	DESCRIPTION	REV	DCN
		KEVISIONS		

LAND PATTERN DIMENSIONS



z	Q2	Q1	Q	P2	Р1	Ρ		
32	.300	.354	.520	.400	.454	.620	MIN	
2	BSC	.362	.562	BSC	.462	.628	MAX	

		CHECKED	PF NAVAU	APPROVALS	TOLERANCES UNLESS SPECIFIED DECIMAL ANGU XXX1 1 XXXX1
			AA 08/15/90	DATE	CIFIED ANGULAR ±
С	SIZE			JITLE	www.li
PSC-4013	DRAWING No.	.050 PITCH	RECTANGULAR PLCC	PL/PLG PACKAGE OUTLINE	Integrated Device Technology, Inc. 2975 Stender Woy, Santa Ciara, Ca. 95054 www.IDT.com Phone: (408) 727-6116 Fax: (408) 492-8674 TWX: 910-338-2070
08	REV				9505 4 \$8-2070

DO NOT SCALE DRAWING

SHEET 2 OF 2

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.