

K3148-VB Datasheet

N-Channel 100-V (D-S) MOSFET

PRODUCT SUMMARY

$V_{(BR)DSS}$ (V)	$r_{DS(on)}$ (Ω)	I_D (A)
100	0.034 at $V_{GS} = 10$ V	50 ^a

FEATURES

- Trench Power MOSFET
- 175 °C Junction Temperature
- Low Thermal Resistance Package
- 100 % R_g Tested



RoHS
COMPLIANT

APPLICATIONS

- Isolated DC/DC Converters

TO-220 FULLPAK



N-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS $T_C = 25$ °C, unless otherwise noted

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current ($T_J = 175$ °C)	I_D	50 ^a	A
		28 ^a	
Pulsed Drain Current	I_{DM}	120	
Avalanche Current	I_{AS}	31	
Single Pulse Avalanche Energy ^b	E_{AS}	61	mJ
Maximum Power Dissipation ^b	P_D	360 ^c	W
		3.70	
Operating Junction and Storage Temperature Range	T_J, T_{stg}	- 55 to 175	°C

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Limit	Unit
Junction-to-Ambient	R_{thJA}	40	°C/W
Junction-to-Case (Drain)	R_{thJC}	0.4	

Notes:

a. Package limited.

b. Duty cycle ≤ 1 %.

c. See SOA curve for voltage derating.

d. When Mounted on 1" square PCB (FR-4 material).



SPECIFICATIONS $T_J = 25\text{ }^{\circ}\text{C}$, unless otherwise noted						
Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Static						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{DS} = 0\text{ V}, I_D = 250\text{ }\mu\text{A}$	100			V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\text{ }\mu\text{A}$	1.5		2.5	
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0\text{ V}, V_{GS} = \pm 20\text{ V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 100\text{ V}, V_{GS} = 0\text{ V}$			1	μA
		$V_{DS} = 100\text{ V}, V_{GS} = 0\text{ V}, T_J = 125\text{ }^{\circ}\text{C}$			50	
		$V_{DS} = 100\text{ V}, V_{GS} = 0\text{ V}, T_J = 175\text{ }^{\circ}\text{C}$			250	
On-State Drain Current ^a	$I_{D(on)}$	$V_{DS} \geq 5\text{ V}, V_{GS} = 10\text{ V}$	120			A
Drain-Source On-State Resistance ^a	$r_{DS(on)}$	$V_{GS} = 10\text{ V}, I_D = 30\text{ A}$		0.034		Ω
		$V_{GS} = 10\text{ V}, I_D = 30\text{ A}, T_J = 125\text{ }^{\circ}\text{C}$		0.063		
		$V_{GS} = 10\text{ V}, I_D = 30\text{ A}, T_J = 175\text{ }^{\circ}\text{C}$		0.084		
Forward Transconductance ^a	g_{fs}	$V_{DS} = 15\text{ V}, I_D = 30\text{ A}$	25			S
Dynamic ^b						
Input Capacitance	C_{iss}	$V_{GS} = 0\text{ V}, V_{DS} = 25\text{ V}, f = 1\text{ MHz}$		5100		pF
Output Capacitance	C_{oss}			480		
Reverse Transfer Capacitance	C_{rss}			210		
Total Gate Charge ^c	Q_g	$V_{DS} = 100\text{ V}, V_{GS} = 10\text{ V}, I_D = 65\text{ A}$		90	130	nC
Gate-Source Charge ^c	Q_{gs}			23		
Gate-Drain Charge ^c	Q_{gd}			34		
Gate Resistance	R_g		0.5	1.7	3.3	Ω
Turn-On Delay Time ^c	$t_{d(on)}$	$V_{DD} = 100\text{ V}, R_L = 1.5\text{ }\Omega$ $I_D \cong 65\text{ A}, V_{GEN} = 10\text{ V}, R_g = 2.5\text{ }\Omega$		24	35	ns
Rise Time ^c	t_r			220	330	
Turn-Off Delay Time ^c	$t_{d(off)}$			45	70	
Fall Time ^c	t_f			200	300	
Source-Drain Diode Ratings and Characteristics $T_C = 25\text{ }^{\circ}\text{C}$ ^b						
Continuous Current	I_S			50		A
Pulsed Current	I_{SM}			120		
Forward Voltage ^a	V_{SD}	$I_F = 65\text{ A}, V_{GS} = 0\text{ V}$		1.0	1.5	V
Reverse Recovery Time	t_{rr}	$I_F = 50\text{ A}, di/dt = 100\text{ A}/\mu\text{s}$		130	200	ns
Peak Reverse Recovery Current	$I_{RM(REC)}$			8	12	A
Reverse Recovery Charge	Q_{rr}			0.52	1.2	μC


Notes:


a. Pulse test; pulse width $\leq 300\text{ }\mu\text{s}$, duty cycle $\leq 2\%$.

b. Guaranteed by design, not subject to production testing.

c. Independent of operating temperature.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted

Output Characteristics

Transfer Characteristics

Transconductance

On-Resistance vs. Drain Current

Capacitance

Gate Charge

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted

On-Resistance vs. Junction Temperature

Source-Drain Diode Forward Voltage

Avalanche Current vs. Time

Drain Source Breakdown vs. Junction Temperature

T _C - Ambient Temperature (°C)	I _D - Drain Current (A)
0	65
25	65
50	60
75	55
100	45
125	35
150	25
175	0

Figure 10 is a log-log plot showing the relationship between Drain Current (I_D) and Drain-to-Source Voltage (V_{DS}) for various pulse widths. The y-axis represents I_D in Amperes (A) from 0.1 to 1000. The x-axis represents V_{DS} in Volts (V) from 0.1 to 1000. A solid line represents the DC limit, which is constant at 100 A up to 10 V and then decreases. Dashed lines represent pulsed limits for 10 μ s, 100 μ s, 1 ms, 10 ms, and 100 ms. A label $r_{DS(on)}$ Limited* points to the 10 μ s dashed line at low V_{DS} . Another label $T_C = 25^\circ\text{C}$ Single Pulse is present in the lower left quadrant.

Figure 10 is a line graph showing the relationship between Normalized Effective Transient Thermal Impedance (Y-axis) and Square Wave Pulse Duration (s) (X-axis). The Y-axis is logarithmic, ranging from 0.01 to 2. The X-axis is logarithmic, ranging from 10^{-4} to 1. The graph displays several curves corresponding to different duty cycles: 0.5, 0.2, 0.1, 0.05, 0.02, and a Single Pulse. The curves show that the normalized effective transient thermal impedance increases with pulse duration and decreases with increasing duty cycle. The Single Pulse curve starts at the lowest impedance for short durations and rises to meet the other curves at longer durations.

5

TO-220 FULLPAK (HIGH VOLTAGE)

DIM.	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	4.570	4.830	0.180	0.190
A1	2.570	2.830	0.101	0.111
A2	2.510	2.850	0.099	0.112
b	0.622	0.890	0.024	0.035
b2	1.229	1.400	0.048	0.055
b3	1.229	1.400	0.048	0.055
c	0.440	0.629	0.017	0.025
D	8.650	9.800	0.341	0.386
d1	15.88	16.120	0.622	0.635
d3	12.300	12.920	0.484	0.509
E	10.360	10.630	0.408	0.419
e	2.54 BSC		0.100 BSC	
L	13.200	13.730	0.520	0.541
L1	3.100	3.500	0.122	0.138
n	6.050	6.150	0.238	0.242
Ø P	3.050	3.450	0.120	0.136
u	2.400	2.500	0.094	0.098
v	0.400	0.500	0.016	0.020

ECN: X09-0126-Rev. B, 26-Oct-09
DWG: 5972

Notes

1. To be used only for process drawing.
2. These dimensions apply to all TO-220, FULLPAK leadframe versions 3 leads.
3. All critical dimensions should C meet $C_{pk} > 1.33$.
4. All dimensions include burrs and plating thickness.
5. No chipping or package damage.

Disclaimer

All products due to improve reliability, function or design or for other reasons, product specifications and data are subject to change without notice.

Taiwan VBsemi Electronics Co., Ltd., branches, agents, employees, and all persons acting on its or their representatives (collectively, the "Taiwan VBsemi"), assumes no responsibility for any errors, inaccuracies or incomplete data contained in the table or any other any disclosure of any information related to the product.(www.VBsemi.com)

Taiwan VBsemi makes no guarantee, representation or warranty on the product for any particular purpose of any goods or continuous production. To the maximum extent permitted by applicable law on Taiwan VBsemi relinquished: (1) any application and all liability arising out of or use of any products; (2) any and all liability, including but not limited to special, consequential damages or incidental ; (3) any and all implied warranties, including a particular purpose, non-infringement and merchantability guarantee.

Statement on certain types of applications are based on knowledge of the product is often used in a typical application of the general product VBsemi Taiwan demand that the Taiwan VBsemi of. Statement on whether the product is suitable for a particular application is non-binding. It is the customer's responsibility to verify specific product features in the products described in the specification is appropriate for use in a particular application. Parameter data sheets and technical specifications can be provided may vary depending on the application and performance over time. All operating parameters, including typical parameters must be made by customer's technical experts validated for each customer application. Product specifications do not expand or modify Taiwan VBsemi purchasing terms and conditions, including but not limited to warranty herein.

Unless expressly stated in writing, Taiwan VBsemi products are not intended for use in medical, life saving, or life sustaining applications or any other application. Wherein VBsemi product failure could lead to personal injury or death, use or sale of products used in Taiwan VBsemi such applications using client did not express their own risk. Contact your authorized Taiwan VBsemi people who are related to product design applications and other terms and conditions in writing.

The information provided in this document and the company's products without a license, express or implied, by estoppel or otherwise, to any intellectual property rights granted to the VBsemi act or document. Product names and trademarks referred to herein are trademarks of their respective representatives will be all.

Material Category Policy

Taiwan VBsemi Electronics Co., Ltd., hereby certify that all of the products are determined to be RoHS compliant and meets the definition of restrictions under Directive of the European Parliament 2011/65 / EU, 2011 Nian. 6. 8 Ri Yue restrict the use of certain hazardous substances in electrical and electronic equipment (EEE) - modification, unless otherwise specified as inconsistent.(www.VBsemi.com)

Please note that some documents may still refer to Taiwan VBsemi RoHS Directive 2002/95 / EC. We confirm that all products identified as consistent with the Directive 2002/95 / EC European Directive 2011/65 /.

Taiwan VBsemi Electronics Co., Ltd. hereby certify that all of its products comply identified as halogen-free halogen-free standards required by the JEDEC JS709A. Please note that some Taiwanese VBsemi documents still refer to the definition of IEC 61249-2-21, and we are sure that all products conform to confirm compliance with IEC 61249-2-21 standard level JS709A.