

# **Product Specification**

# - AM1 series -

(SDHC Memory Card)

# RPFF008AM1AQ

**Document Number: F24001 (Version 1.2)** 

# [Overview]

- Flash Type
  - YMTC
- Bus Speed Mode
  - UHS-I, support up to SDR104
- Density
  - 8GB、16GB、32GB
- Speed Class
  - Class 10 \ A2 \ U3 \ V10
- Power Consumption
  - Standby Current < 1000uA</li>
  - Read Current < 150mA</li>
  - Write Current < 150mA</li>

- Advanced Flash Management
  - ECC Correction
  - Static and Dynamic Wear Leveling
  - Bad Block Management
- Write Protect with mechanical switch
- Supply Voltage 2.7 ~ 3.6V
- Temperature Range (Ta)
  - Operation: -40°C ~ +85°C
  - Storage: -40°C ~ +85°C
- RoHS compliant

Metorage Semiconductor Technology Co.,Ltd.



# **History of Specification Change**

Revision	History	Date	Author
1.0	First release. (Tentative Specification)	2023/12/26	Hank
1.1	Overview : Add speed class, Modify flash type and Power	2024/6/6	Wang
1.2	Update Product Specifications	2024/6/18	Wang
1			



# **Requirement and Notice**

This product is provided "as is", and Metorage does not make any other guarantees (whether express, implied, statutory or otherwise) with respect to this product or any part of it. Metorage expressly denies any implied warranties of marketability, suitability for specific uses, and non-infringement.

1) The products described in this specification refer to the electronic equipment used in vehicles (navigation, driving recorders, AV equipment, etc.)

If you have special quality and reliability requirements, product failure or misuse may directly endanger life safety and human health for special uses (aviation, aerospace, transportation)

endanger life safety and human health for special uses (aviation, aerospace, transportation equipment, combustion equipment, life support devices, safety devices, etc.) requirements, or

consider to use other than our standard use, please contact us to discuss in detail.

2) Please use within the product guarantee range (especially the working voltage range and temperature range). Metorage will not be responsible for all failures of the machine if it exceeds these specifications.

In addition, even if it is used within these specifications, please pay attention to avoid infringement of various laws and regulations due to the operation of our products.

- 3) Please avoid tearing off the label attached to the product of this specification and / or changing the label, as doing so may damage the characteristics and / or quality of the product.
- 4) It is forbidden to copy, photocopy, translate or restore all or part of this document to anyone without Metorage written permission by using electronic media or machine-readable form.



# **Table of Contents**

1. Introduction	6
1.1. General Description	6
1.2. Flash Management	6
1.2.1. Error Correction Code	
1.2.2. Wear Leveling	
1.2.3. Bad Block Management	
2. Product Specifications	7
3. Product List	
4. ELectrical Interface outlines	8
4.1. Pad Assignment and Descriptions	
4.2. SD Card Bus Topology	9
4.3. SD Bus Mode Protocol	10
4.4. SPI Bus Mode Protocol	11
4.5. SD card initialization	13
5. Environmental Specifications	14
5.1. Environmental Conditions	14
6. SD Card Comparison	16
7. Electrical Specifications	
7.1. Power Consumption	
7.2. Working Rating	18
7.3. DC Characteristic	18
7.3.1. Bus Operation Conditions for 3.3V Signaling	18
7.3.2. Bus Signal Line Load	
7.3.3. Power Up Time of Host	20
7.3.4. Power Up Time of Card	21
7.4. AC Characteristic	22
7.4.1. SD Interface Timing (Default)	
7.4.2. SD Interface Timing (High-Speed Mode)	24
7.4.3. SD Interface Timing (SDR12, SDR25, SDR50 and SDR104 Modes)	25
7.4.4. SD Interface Timing (DDR50 Mode)	27
8. Host System Design Guildelines	29
8.1. Efficient Data Writing to SD Memory Card	29
-	



8.1.1. Write_Single_Block and Write_Multiple_Block	29
8.2. Basic Process of Error Handling	
8.2.1. Retry Process	30
8.2.2. Recovery Process	
8.2.3. Tuning Write Command Process	
8.2.4. Tuning Read Command Process	
8.2.5. Exception Handling Process	30
8.3. Common Error Handling in SPI and SD mode	30
8.3.1. Time-out	30
8.3.2. Error Detect (CMD CRC Error)	30
8.3.3. Error Detect (Other Error) in SPI and SD mode	
8.3.4. Others	30
8.4. Data Error Handling in SPI and SD mode	31
8.4.1. Time-out	
8.4.2. Read CRC16 Error	
8.4.3. Write CRC Status Error	
8.4.4. Others	
8.5. Multiple Block Write (CMD25) Process	
8.6. Retry Error handling	
8.7. Recovery Error Handling	34
8.8. Tuning Write Command Error Handling	35
8.9. Exception Error Handling	36
8.10. Multiple Blocks Read (CMD18) Error Handling Process	37
8.11. Tuning Read Data Error Handling	38
9. Card REGISTERS	39
9.1. Card Identification Register (CID)	39
9.2. Card Specific Data Register (CSD)	
10. Physical Dimension	
11. Appendix	
11.1 Endurance characteristic	
	71.71



#### 1. INTRODUCTION

## 1.1. General Description

The SD card is fully compliant with the standards released by the SD Card Association. The Command List supports [Part 1 Physical Layer Specification Ver6.10 Final] definitions. Card capacities of the nonsecure area and secure area (if needed) support [Part 3 Security Specification Ver7.0](Normally, it is now CPRM Card) Specifications.

The SD card comes with an 9-pin interface, designed to operate at a maximum frequency of 208MHz. It can alternate communication protocol between the SD mode and SPI mode. It performs data error detection and correction with very low power consumption. SD card are one of the most popular removable storage cards today due to its high performance, good reliability and wide compatibility.

## 1.2. Flash Management

#### 1.2.1. Error Correction Code

Flash memory cells will deteriorate with use, which might generate random bit errors in the stored data. Thus, SD card applies ECC Algorithm, which can detect and correct errors during Read processes, ensuring data is read correctly, as well as protecting data from corruption.

#### 1.2.2. Wear Leveling

NAND Flash devices can only undergo a limited number of program/erase cycles, and in most cases, the flash media are not used evenly. If some area gets updated more frequently than others, the lifetime of the device would be reduced significantly. Thus, Wear Leveling technique is applied to extend the lifespan of NAND Flash by evenly distributing write and erase cycles across the media.

Metorage provides advanced Wear Leveling algorithm, which can efficiently spread out the flash usage through the whole flash media area. Moreover, by implementing both dynamic and static Wear Leveling algorithms, the life expectancy of the NAND Flash is greatly improved.

#### 1.2.3. Bad Block Management

Bad blocks are blocks that include one or more invalid bits, and their reliability is not guaranteed. Blocks that are identified and marked as bad by the manufacturer are referred to as "Initial Bad Blocks". Bad blocks that are developed during the lifespan of the flash are named "Later Bad Blocks". Metorage implements an efficient bad block management algorithm to detect the factory-produced bad blocks and manages any bad blocks that appear with use. This practice further prevents data being stored into bad blocks and improves the data reliability.



#### 2. PRODUCT SPECIFICATIONS

- Compliant Specifications SD Memory Card Specifications:
  - Compliant with Part 1 Physical Layer Specification Ver. 6.10
  - Compliant with Part 2 File System Specification Ver. 3.00
  - Compliant with Part 3 Security Specification Ver. 7.00
  - Standard Size SD Card Mechanical Addendum Ver . 7.0
- Support SD SPI mode
- Bus Speed Mode (use 4 parallel data lines)
  - Non-UHS Mode
    - > Default speed mode: 3.3V signaling, frequency up to 25MHz, up to 12.5 MB/sec
    - High speed mode: 3.3V signaling, frequency up to 50MHz, up to 25 MB/sec
  - UHS Mode
    - SDR12: 1.8V signaling, frequency up to 25MHz, up to 12.5 MB/sec
    - SDR25: 1.8V signaling, frequency up to 50MHz, up to 25 MB/sec
    - SDR50: 1.8V signaling, frequency up to 100MHz, up to 50 MB/sec
    - > SDR104: 1.8V signaling, frequency up to 208MHz, up to 104MB/sec
    - DDR50: 1.8V signaling, frequency up to 50MHz, sampled on both clock edges, up to 50 MB/sec

NOTES: 1. Timing in 1.8V signaling is different from that of 3.3V signaling.

- 2. To properly run the UHS mode, please ensure the device supports UHS-I mode.
- The command list supports [Part 1 Physical Layer Specification Ver. 6.10] definitions
- Copyrights Protection Mechanism
  - Compliant with Part 1 Physical Layer Specification ver. 6.10, CPRM is Optional in SDHC/SDXC.
- Support Hot Plug
  - Card removal during read operation will never harm the content
- Password Protection of cards (support)
- Designed for read intensive and write intensive cards
- Built-in write protection features (permanent and temporary)
- Write Protect feature using mechanical switch (Full SD Card only)
- Electrostatic Discharge (ESD) is checked with SDA Specification.
  - ESD protection in pads (contact discharge).
  - ESD protection in non-contact pad area (air discharge).
- Operation voltage range: 2.7V ~ 3.6V
- Temperature Range (Ta)
  - Operation Temp. Range: -40 °C ~+85 °C
  - Storage Temp. Range: -40°C~+85°C



# 3. PRODUCT LIST

Part Number	Capacity	User Density	NAND	Speed Class	File System	ТҮРЕ
RPFF008AM1AQ	8GB	8388608KB	256Gbx1	© ଓ <b>४</b> 10 <b>/</b> 2	FAT32	SDHC
RPFF016AM1AQ	16GB	16777216KB	256Gbx2	© ଓ <b>४</b> 10 <b>∕</b> 12	FAT32	SDHC
RPFF032AM1AQ	32GB	33554432KB	256Gbx4	® ଓ <b>V</b> 10 <b>/</b> 2	FAT32	SDHC

#### Note:

Measurement based on VTE3100 & VTE4100 Test Metrix device, SW 3.2A software or up version; The card must be reformatted between each script test.

## Test scripts:

- SD\_Card(Spec3.0\_High&Extended-Capacity\_UHS-I and Non-UHS-I)\_Compliance [rev32A]- B87.vte;
- SD\_Card (Spec2.0-3.0 High&Extended-Capacity\_UHS-I) Performance-Speed (Multiple Block Sequential) [rev31M] SDR104-With Background Data.vte;
- SD\_Card (Spec3.0-4.0 HC & XC -UHS-I) SD 3.0 Speed Class (Grade 1/3) [rev32A].vte
- SD [Spec 5.1\_HC&XC\_UHS-I] Speed Class (Grade 1) & VSC\_6\_10\_30 [VTE4100, Rail\_UHS-I+II] SK1[5.2.0.2-52BA05].vte;

# 4. ELECTRICAL INTERFACE OUTLINES

## 4.1. Pad Assignment and Descriptions




Figure 4-1 SD Memory Card Pin Assignment(Back View of the card)

Data Out



DAT0

DAT1

DAT2

I/O/PP

I/O/PP

I/O/PP

7

8

9

Pin	SD Mode					SPI Mode
PIII	Name	Type <sup>1</sup>	Description	Name	Туре	Description
1	CD/DAT2 2	I/O/PP <sup>3</sup>	Card Detect/	CC	13	Chin Coloct (nog true)
1	1   CD/DAT3 <sup>2</sup>   I/C	Data Line [bit3]	CS		Chip Select (neg. true)	
2	CMD	PP	Command/Response	DI	I	Data In
3	VSS1	S	Supply voltage ground	VSS	S	Supply voltage ground
4	VDD	S	Supply voltage	VDD	S	Supply voltage
5	CLK	I	Clock	SCLK	I	Clock
6	VSS2	S	Supply voltage ground	VSS2	S	Supply voltage ground

DO

**RSV** 

**RSV** 

O/PP

Table 4-1 SD Memory Card Pad Assignment

(1) S: power supply, I: input; O: output using push-pull drivers; PP: I/O using push-pull drivers.

Data Line [bit0]

Data Line [bit1]

Data Line [bit2]

- (2) The extended DAT lines (DAT1-DAT3) are input on power up. They start to operate as DAT lines after SET\_BUS\_WIDTH command. The Host shall keep its own DAT1-DAT3 lines in input mode as well while they are not used. It is defined so in order to keep compatibility to MultiMedia Cards.
- (3) At power up, this line has a 50KOhm pull up enabled in the card. This resistor serves two functions: Card detection and Mode Selection. For Mode Selection, the host can drive the line high or let it be pulled high to select SD mode. If the host wants to select SPI mode, it should drive the line low. For Card detection, the host detects that the line is pulled high. This pull-up should be disconnected by the user during regular data transfer with SET\_CLR\_CARD\_DETECT (ACMD42) command.

## 4.2. SD Card Bus Topology

The SD card supports 2 alternative communication protocols, SD and SPI BUS mode.

Host can choose either one of both bus mode, same data can be read or written by both modes.

SD mode allows 4-bits data transfer way, it provides high performance. SPI mode supports 1-bit data transfer and of course the performance is lower compared to SD mode.



## 4.3. SD Bus Mode Protocol

In default speed, the SD Memory Card bus has a single master (application); multiple slaves (Cards), synchronous star topology (refer to Figure 4-2). In high speed and UHS-I, the SD Memory Card bus has a single master (application) and single slave (card), synchronous point to point topology. Clock, power and ground signals are common to all cards. Command (CMD) and data (DAT0-DAT3) signals are dedicated to each card providing continues point to point connection to all the cards.

During initialization process commands are sent to each card individually, allowing the application to detect the cards and assign logical addresses to the physical slots. Data is always sent (received) to (from) each card individually. However, in order to simply the handling of the card stack, after the initialization process, all commands may be sent concurrently to all cards. Addressing information is provided in the command packet.

SD bus allows dynamic configuration of the number of data lines. After power up, by default, the SD Memory Card will use only DAT0 for data transfer. After initialization the host can change the bus width (number of data active lines). This feature allows easy tradeoff between HW cost and system performance. Note that while DAT1 to DAT3 are not in use, the related Host's DAT lines should be in tri-state (input mode). For SDIO cards DAT1 and DAT2 are used for signaling.




Figure 4-2 SD Memory Card System Bus Topology

The SD bus includes the following signals:

CLK: Host to card clock signal

CMD: Bidirectional Command/Response signal

**DATO-DAT3:** 4 Bidirectional data signals **V**<sub>DD</sub>, **V**<sub>ss1</sub>, **V**<sub>ss2</sub>: Power and ground signals




#### 4.4. SPI Bus Mode Protocol

While the SD Memory Card channel is based on command and data bit streams that are initiated by a start bit and terminated by a stop bit, the SPI channel by byte oriented. Every command or data block is built for 8-bit bytes and is byte aligned with the CS signal (i.e. the length is a multiple of 8 clock cycles). The card starts to count SPI bus clock cycle at the assertion of the CS signal. Every command or data token shall be aligned with 8-clock cycle boundary.

Similar to the SD Memory Card Protocol, the SPI messages consist of command, response and data-block tokens.

The advantage of SPI mode is reducing the host design effort, especially for MMC host side, it just be modified by little change. Note: please use SD card specification to implement SPI mode function, not use MMC specification. For example, SPI mode is initialized by ACMD41, and the registers are different from MMC card, especially CSD register.



(\*2) Note: 2.1mm SD Memory Card can be initialized using CMD1 and Thin (1.4mm) SD Memory Card can be initialized using CMD1 only after firstly initialized by using CMD0 and ACMD41. In any of the cases CMD1 is not recommended because it may be difficult for the host to distinguish between MultiMediaCard and SD Memory Card.

If the SD card is initialized by CMD1 and the host treat it as MMC card, not SD card, the Data of the card may be damaged because of wrong interpretation of CSD and CID registers.

Figure 4-3 SD Memory Card State Diagram (SPI mode)




Figure 4-4 SD Memory Card system (SPI mode) Bus Topology

The microSD Card SPI interface is compatible with SPI hosts available on the market. As any other SPI device the microSD Card SPI channel con- sists the following four signals:

CS: Host to card Chip Select signal

CLK: Host to card clock signal

**DataIN**: Host to card data signal **DataOut**: Card to host data signal



#### 4.5. SD card initialization

Figure 4-5 presents the initialization flow chart for UHS-I hosts and Figure 4-6 shows sequence of commands to perform voltage switch.




Figure 4-5 UHS-I Host Initialization Flow Chart




Figure 4-6 ACMD41 Timing Followed by Voltage Switch Sequence

When signaling level is 3.3V, host repeats to issue ACMD41 with HCS=1 and S18R=1 until the response indicates ready. The argument (HCS and S18R) of the first ACMD41 is effective but the all following ACMD41 should be issued with the same argument.

If Bit31 indicates ready, host needs to check CCS and S18A.

The card indicates S18A=0, which means that voltage switch is not allowed and the host needs to use current signaling level.



Table 4-2 S18R and	l S18A Combinations	S
--------------------	---------------------	---

Current Signaling Level	S18R	S18A	Comment
	0	0	1.8V signaling is not requested
3.3V	1	0	The card does not support 1.8V signaling
	1	1	Start signal voltage switch sequence
1.8V	Х	0	Already switched to 1.8V

To change signaling level at the same time between host and card, signal voltage switch sequence is invoked by CMD11 as shown in Figure 4-7. CMD11 is issued only when S18A=1 in the response of ACMD41.




Figure 4-7 Signal Voltage Switch Sequence

## 5. ENVIRONMENTAL SPECIFICATIONS

### 5.1. Environmental Conditions

#### **Temperature and Humidity**

- Temperature Range (Ta = Temperature ambience)
- Operational: -40°C ~+ 85°C
- Storage: -40°C ~ +85°C
- Humidity
- Operational: RH = 95% under 25°C

#### **Vibration**

**Table 5-1 Vibration Specification** 

	Condi	Vibration Orientation	
	Frequency/Displacement	Frequency/Acceleration	vibration Orientation
SD card	20Hz~80Hz/1.52mm	80Hz~2000Hz/20G	Direction: X, Y, Z axis Duration: 30min/direction

**Result:** No any abnormality is detected when power on.



#### Shock

#### **Table 5-2 Shock Specification**

	<b>Acceleration Force</b>	Half Sin Pulse Duration	
SD card	500G	0.5ms	

**Result:** No any abnormality is detected when power on.

#### Drop

#### **Table 5-3 Drop Specification**

	Height of Drop	Number of Drops
SD card	150cm free fall	Direction: 6 face; 1 time/face

**Result:** No any abnormality is detected when power on.

## Bending

#### **Table 5-4 Bending Specification**

	Force	Action
SD card	≥ 10N	Hold for 1min; total 5 times.

Result: No any abnormality is detected when power on.

#### Torque

#### **Table 5-5 Torque Specification**

	Force	Action
SD card	0.15N-m or ±2.5 deg	Hold 30 second/direction Total 5 cycles

Result: No any abnormality is detected when power on.

#### **Durability Mating Cycle Test**

#### **Table 5-6 Mating Cycle Test Specification**

	Number of Mating Cycle
SD card	10,000 cycles

Result: No any abnormality is detected when power on.

Test Procedure: Refer to section 4.1.5.1 of Standard Size SD Card Mechanical Addendum.



# Electrostatic Discharge (ESD)

**Table 5-7 ESD Specification** 

	Result		
SD card	Non-operating	Contact: ±4KV; 5 times/Pin Air: ±15KV; 5 times/Position	PASS
SD card	Operating	Air: ±8KV; 10 times/Position (EN55024-61000-4-2)	B grade, PASS

**Result:** No any abnormality is detected when power on.

# 6. SD CARD COMPARISON

Table 6-1 Comparing SDHC, and SDXC

	SDHC	SDXC
File System	FAT32	exFAT
Addressing Mode	Block	Block
Addressing Wode	(512 byte unit)	(512 byte unit)
HCS/CCS bits of ACMD41	Support	Support
CMD8 (SEND_IF_COND)	Support	Support
CMD16 (SET_BLOCKLEN)	Support	Support
CIVID 16 (SET_BLOCKLEIN)	(Only CMD42)	(Only CMD42)
Partial Read	Not Support	Not Support
Lock/Unlock Function	Mandatory	Mandatory
Write Protect Groups	Not Support	Not Support
Supply Voltage 2.7v – 3.6v	Support	2.7 <del>v-3</del> .6v
(for operation)		
Total Bus Capacitance for each signal line	40pF	40pF
CSD Version	2.0 (0x1)	2,0(0x1)
(CSD_STRUCTURE Value)	2.0 (0X1)	2,17(0,11)
Speed Class	Mandatory	Mandatory
speed Class	(Class 2 / 4 / 6 / 10)	(Class 2 / 4 / 6 / 10)



**Table 6-2 Comparing UHS Speed Grade Symbols** 

	U1 ( UHS Speed Grade 1)	U3 ( UHS Speed Grade 3)			
Operable Under	UHS-I Bus I/F, U	JHS-II Bus I/F			
SD Memory Card	SDHC UHS-I and UHS-II, SDXC UHS-I and UHS-II				
Mark	IJ	3			
Performance	10 MB/s minimum write speed Under the UHS Class speed condition	30 MB/s minimum write speed Under the UHS Class speed condition			
Applications	Full higher potential of recording realtime broadcasts and capturing large-size HD videos.	Capable of recording 4K2K video.			

<sup>\*</sup>UHS (Ultra High Speed), the fastest performance category available today, defines bus-interface speeds up to 512 Megabytes per second for greater device performance. It is available on SDXC and microSDHC memory cards and devices.

**Table 6-3 Comparing Video Speed Class Symbols** 

ltem	V6 (Video Speed V10 (Video Speed Class 6) Class 10)				V30 (Video Speed Class 30)
Bus Mode	High Speed	/UHS-I/UHS-II	UHS-I/UHS-II		
SD Memory Card					
Mark	OFV 6V		<b>V3</b> 0		
Performance	6 MB/s minimum write speed	10 MB/s minimum write speed	30 MB/s minimum write speed		
Applications	HD/FHD Video Recording.	FHD Video Recording HD Still Image, Continuous Shooting.			



# 7. ELECTRICAL SPECIFICATIONS

# 7.1. Power Consumption

The table below is the power consumption of SD card with different flash memory types.

**Table 7-1 Power Consumption of SD card** 

Products	Capacity	Max. Standby Current (uA)	Max. Read Current (mA)	Max. Write Current (mA)
RPFF008AM1AQ	8GB	1000	150 @ 3.6V	150 @ 3.6V
RPFF016AM1AQ	16GB	1000	150 @ 3.6V	150 @ 3.6V
RPFF032AM1AQ	32GB	1000	150 @ 3.6V	150 @ 3.6V

Note: Typical value is measured at VCC=3.3V, TA=25°C

# 7.2. Working Rating

Table 7-2 Working Rating of SD card

Item	Symbol	Parameter	Min	Max	Unit
1	Ta	Operating Temperature	-40	+85	$^{\circ}\mathbb{C}$
2	T <sub>st</sub>	Storage Temperature	-40	+85	$^{\circ}\mathbb{C}$
3	$V_{DD}$	Voltage	2.7	3.6	V

#### 7.3. DC Characteristic

## 7.3.1. Bus Operation Conditions for 3.3V Signaling

**Table 7-3 Threshold Level for High Voltage Range** 

Parameter	Symbol	Min	Max	Unit	Condition
Supply Voltage	$V_{DD}$	2.7	3.6	V	-
Output High Voltage	V <sub>OH</sub>	0.75*V <sub>DD</sub>	-	V	I <sub>OH</sub> =-2mA V <sub>DD</sub> Min
Output Low Voltage	V <sub>OL</sub>	-	0.125*V <sub>DD</sub>	V	IOL=2mA V <sub>DD</sub> Min
Input High Voltage	V <sub>IH</sub>	0.625*V <sub>DD</sub>	V <sub>DD</sub> +0.3	<b>V</b>	-
Input Low Voltage	$V_{IL}$	V <sub>SS</sub> -0.3	0.25*V <sub>DD</sub>	V	-
Power Up Time	/ -	-	250	ms	From 0V to V <sub>DD</sub> min

**Table 7-4 Peak Voltage and Leakage Current** 

Parameter	Symbol	Min Ma		Unit	Remarks
Peak voltage on all lines	-	-0.3 V <sub>DD</sub> +0.3		V	-
All Inputs					
Input Leakage Current	-	-10	10	uA	-
All Outputs					
Output Leakage Current	-	-10	10	uA	-



Table 7-5 Threshold Level for 1.8V Signaling

Parameter	Symbol	Min	Max	Unit	Condition
Supply Voltage	$V_{DD}$	2.7	3.6	V	-
Regulator Voltage	$V_{DDIO}$	1.7	1.95	V	Generated by V <sub>DD</sub>
Output High Voltage	V <sub>OH</sub>	1.4	-	V	I <sub>OH</sub> =-2mA
Output Low Voltage	V <sub>OL</sub>	-	0.45	V	I <sub>OL</sub> =2mA
Input High Voltage	V <sub>IH</sub>	1.27	2.00	V	-
Input Low Voltage	$V_{IL}$	V <sub>ss</sub> -0.3	0.58	V	

Table 7-6 Input Leakage Current for 1.8V Signaling

Parameter	Symbol	Min	Max	Unit	Remarks
Input Lookago Current	_	r	2	110	DAT3 pull-up is
Input Leakage Current	-	-2	2	uA	disconnected.

## 7.3.2. Bus Signal Line Load

**Bus Operation Conditions – Signal Line's Load** 

Total Bus Capacitance =  $C_{HOST} + C_{BUS} + N C_{CARD}$ 

Table 7-7 Bus Signal Line Load of SD Card

Parameter	Symbol	Min	Max	Unit	Remark
Pull-up resistance	R <sub>CMD</sub>	10	100	kΩ	to prevent bus floating
Total bus capacitance for each signal		7			1 card
line	CL	-	40	0 pF	C <sub>HOST</sub> +C <sub>BUS</sub> shall
lille					not exceed 30 pF
Card Capacitance for each signal pin	$C_{CARD}$	-	10	pF	-
Maximum signal line inductance	-	ı	16	nH	-
Pull-up resistance inside card (pin1)	D	10	90	kΩ	May be used for card
Pull-up resistance inside card (pin1)	R <sub>DAT3</sub>	10	90	K77	detection
Capacity Connected to Power Line	C <sub>C</sub>	-	5	uF	To prevent inrush current



## 7.3.3. Power Up Time of Host

The host needs to keep power line level less than 0.5V and more than 1ms before power ramp up.




Figure 7-1 Power Up Diagram of Host

#### **Power On or Power Cycle**

Followings are requirements for Power on and Power cycle to assure a reliable SD Card hard reset.

- (1) Voltage level shall be below 0.5V.
- (2) Duration shall be at least 1ms.

# **Power Supply Ramp Up**

The power ramp up time is defined from 0.5V threshold level up to the operating supply voltage which is stable between VDD (min.) and VDD (max.) and host can supply SDCLK.

Followings are recommendations of Power ramp up:

- (1) The voltage of power ramp up should be monotonic as much as possible.
- (2) The minimum ramp up time should be 0.1ms.
- (3) The maximum ramp up time should be 35ms for 2.7-3.6V power supply.
- (4) Host shall wait until VDD is stable.
- (5) After 1ms VDD stable time, the host provides at least 74 clocks before issuing the first command.



#### **Power Down and Power Cycle**

- (1) When the host shuts down the power, the card V<sub>DD</sub> shall be lowered to less than 0.5Volt for a minimum period of 1ms. During power down, DAT, CMD, and CLK should be disconnected or driven to logical 0 by the host to avoid a situation that the operating current is drawn through the signal lines.
- (2) If the host needs to change the operating voltage, a power cycle is required. Power cycle means the power is turned off and supplied again. A power cycle is also needed for accessing cards that are already in *Inactive State*. To create a power cycle the host shall follow the power down description before power up the card (i.e. the card V<sub>DD</sub> shall be once lowered to less than 0.5Volt for a minimum period of 1ms).

#### 7.3.4. Power Up Time of Card

A device shall be ready to accept the first command within 1ms from detecting VDD min. The device may use up to 74 clocks for preparation before receiving the first command.




Figure 7-2 Power Up Diagram of Card



#### 7.4. AC Characteristic




Figure 7-3 Bus Signal Level

#### 7.4.1. SD Interface Timing (Default)




Figure 7-4 Card Input Timing (Default Speed Card)




Figure 7-5 Card Output Timing (Default Speed Card)

Table 7-8 Bus Timing – Parameters Values (Default Speed)

Parameter	Symbol	Min	Max	Unit	Remark			
Clock CLK (All va	lues are refe	rred to min(	V <sub>IH</sub> ) and ma	x(V <sub>IL</sub> )				
Clock frequency Data Transfer Mode	$f_{PP}$	0	25	MHz	C <sub>card</sub> ≤ 10 pF (1 card)			
Clock frequency Identification Mode	$f_{OD}$	0(1)/100	400	kHz	C <sub>card</sub> ≤ 10 pF (1 card)			
Clock low time	t <sub>WL</sub>	10	ı	ns	$C_{card} \le 10 pF$ (1 card)			
Clock high time	t <sub>wh</sub>	10	ı	ns	C <sub>card</sub> ≤ 10 pF (1 card)			
Clock rise time	t <sub>TLH</sub>	-	10	ns	C <sub>card</sub> ≤ 10 pF (1 card)			
Clock fall time	t <sub>THL</sub>	-	10	ns	C <sub>card</sub> ≤ 10 pF (1 card)			
Inputs	CMD, DAT (	referenced t	o CLK)					
Input set-up time	t <sub>ISU</sub>	5	-	ns	C <sub>card</sub> ≤ 10 pF (1 card)			
Input hold time	t <sub>IH</sub>	5	-	ns	C <sub>card</sub> ≤ 10 pF (1 card)			
Output	Outputs CMD, DAT (referenced to CLK)							
Output Delay time during Data Transfer Mode	t <sub>odly</sub>	0	14	ns	C <sub>L</sub> ≤ 40 pF (1 card)			
Output Delay time during Identification Mode	t <sub>ODLY</sub>	0	50	ns	C <sub>L</sub> ≤ 40 pF (1 card)			

<sup>(1)</sup> OHz means to stop the clock. The given minimum frequency range is for cases where continuous clock is required.



#### 7.4.2. SD Interface Timing (High-Speed Mode)




Figure 7-6 Card Input Timing (High Speed Card)




Figure 7-7 Card Output Timing (High Speed Mode)

24



Parameter	Symbol	Min	Max	Unit	Remark
Clock CLK (All va	alues are ref	erred to m	in(V <sub>IH</sub> ) and max	(V <sub>IL</sub> )	
Clock frequency Data Transfer Mode	$f_{PP}$	0	50	MHz	C <sub>card</sub> ≤ 10 pF (1 card)
Clock low time	t <sub>WL</sub>	7	-	ns	C <sub>card</sub> ≤ 10 pF (1 card)
Clock high time	t <sub>wH</sub>	7	-	ns	C <sub>card</sub> ≤ 10 pF (1 card)
Clock rise time	t <sub>TLH</sub>	-	3	ns	C <sub>card</sub> ≤ 10 pF (1 card)
Clock fall time	t <sub>THL</sub>	-	3	ns	C <sub>card</sub> ≤ 10 pF (1 card)
Inputs	cMD, DAT	(reference	ed to CLK)		
Input set-up time	t <sub>ISU</sub>	6	<del>/-</del>	ns	C <sub>card</sub> ≤ 10 pF (1 card)
Input hold time	t <sub>IH</sub>	2	-	ns	C <sub>card</sub> ≤ 10 pF (1 card)
Outpu	its CMD, DA	T (reference	ed to CLK)		
Output Delay time during Data Transfer Mode	t <sub>ODLY</sub>	/ -	14	ns	C <sub>L</sub> ≤ 40 pF (1 card)
Output Hold time	Тон	2.5		ns	C <sub>L</sub> ≤ 15 pF (1 card)
Total System capacitance of each line <sup>1</sup>	$C_L$		40	pF	CL ≤ 15 pF (1 card)

Table 7-9 Bus Timing – Parameters Values (High Speed)

# 7.4.3. SD Interface Timing (SDR12, SDR25, SDR50 and SDR104 Modes)

## Input




Figure 7-8 Clock Signal Timing

Table 7-10 Clock Signal Timing

Sym	bol	Min	Max	Unit	Remark	
t	CLK	4.80	-	ns	208MHz (Max.), Between rising edge, V <sub>CT</sub> = 0.975V	
t <sub>CR</sub>	, t <sub>CF</sub>	-	0.2* t <sub>CLK</sub>	ns	$t_{CR}$ , $t_{CF}$ < 0.96ns (max.) at 208MHz, $C_{CARD}$ =10pF $t_{CR}$ , $t_{CF}$ < 2.00ns (max.) at 100MHz, $C_{CARD}$ =10pF The maximum value of $t_{CR}$ , $t_{CF}$ is 10ns regardless of clock frequency.	
Clock	Duty	30	70	%	-	

<sup>(1)</sup> In order to satisfy severe timing, the host shall drive only one card.




Figure 7-9 Card Input Timing

Table 7-11 SDR50 and SDR104 Input Timing

Symbol	Min	Max	Unit	SDR104 Mode		
t <sub>IS</sub>	1.40	-	ns	$C_{CARD} = 10pF, V_{CT} = 0.975V$		
t <sub>IH</sub>	0.80 <sup>1</sup>	-	ns	$C_{CARD} = 5pF, V_{CT} = 0.975V$		
Symbol	D. // !	D.//	1.1 - 24	SDR50 Mode		
Symbol	Min	Max	Unit	SDR50 IVIOGE		
t <sub>IS</sub>	3.00	- IVIAX	ns	C <sub>CARD</sub> =10pF, V <sub>CT</sub> = 0.975V		

#### Output(SDR12, SDR25, SDR50)




Figure 7-10 Output Timing of Fixed Data Window

Table 7-12 Output Timing of Fixed Data Window (SDR12, SDR25, SDR50)

Symbol	Min	Max	Unit	Remark	
todly	1	7.5	ns	t <sub>CLK</sub> >=10.0ns, C <sub>L</sub> =30pF,using driver Type B, for SDR50	
$t_{ODLY}$	-	14	ns	t <sub>CLK</sub> >=20.0ns, C <sub>L</sub> =40pF,using driver Type B, for SDR25 and SDR12	
Тон	1.5	-	ns	Hold time at the $t_{ODLY}$ (min.), $C_L$ =15pF	



## Output(SDR104 Modes)




Figure 7-11 Output Timing of Variable Data Window

Table 7-13 Output Timing of Variable Data Window (SDR104)

Symbol	Min	Max	Unit	Remark
t <sub>OP</sub>	0	2	Ul	Card Output Phase
$\triangle t_{OP}$	-350	+1550	ps	Delay variable due to temperature change after tuning
t <sub>odw</sub>	0.60	-	Ul	t <sub>ODW</sub> = 2.88ns at 208MHz

#### 7.4.4. SD Interface Timing (DDR50 Mode)




Figure 7-12 Clock Signal Timing

Table 7-14 Clock Signal Timing

Symbol	Min	Max	Unit	Remark
t <sub>CLK</sub>	20	-/	ns	50MHz (Max.), Between rising edge
t <sub>CR</sub> , t <sub>CF</sub>	-	0.2* t <sub>CLK</sub>	ns	$t_{CR}$ , $t_{CF}$ < 4.00ns (max.) at 50MHz, $C_{CARD}$ =10pF
Clock Duty	45	55	%	-




Figure 7-13 Timing Diagram DAT Inputs/Outputs Referenced to CLK in DDR50 Mode

Table 7-15 Bus Timings – Parameters Values (DDR50 Mode)

Parameter	Symbol	Min	Max	Unit	Remark
Input CMD (r	eferenced to	CLK rising 6	edge)		
Input set-up time	t <sub>ISU</sub>	3	-	ns	C <sub>card</sub> ≤ 10 pF (1 card)
Input hold time	t <sub>IH</sub>	0.8	ı	ns	C <sub>card</sub> ≤ 10 pF (1 card)
Output CMD (	referenced to	o CLK rising	edge)		
Output Delay time during Data Transfer Mode	t <sub>ODLY</sub>	ı	13.7	ns	C <sub>L</sub> ≤ 30 pF (1 card)
Output Hold time	Output Hold time T <sub>OH</sub> 1.5 -				C <sub>L</sub> ≥ 15 pF (1 card)
Inputs DAT (referen	nced to CLK ri	ising and fal	lling edges)		
Input set-up time	t <sub>ISU2x</sub>	3	ı	ns	C <sub>card</sub> ≤ 10 pF (1 card)
Input hold time	t <sub>IH2x</sub>	0.8	-	ns	C <sub>card</sub> ≤ 10 pF (1 card)
Outputs DAT (refere	enced to CLK	rising and fa	alling edges		
Output Delay time during Data Transfer Mode	t <sub>ODLY2x</sub>	-	7.0	ns	C <sub>L</sub> ≤ 25 pF (1 card)
Output Hold time	T <sub>OH2x</sub>	1.5	-	ns	C <sub>L</sub> ≥ 15 pF (1 card)

28



#### 8. HOST SYSTEM DESIGN GUILDELINES


# 8.1. Efficient Data Writing to SD Memory Card

In order to optimize sequential writing performance and WAF (Write Amplification Factor), it is recommended to use allocation unit (AU) writing.

It is recommended that Multiple\_Block\_Write shall be used as a command for writing data, and the size of data written by each command should be the FAT cluster x n (n: integer)

#### 8.1.1. Write\_Single\_Block and Write\_Multiple\_Block

Write single block (CMD24) was written by one sector (512Bytes), which is suitable to write small area such like updating file system area (FAT). Besides, write multiple blocks (CMD25) is a command for writing data to blocks that have sequential address per command, which is suitable to write large area such as user data. Write multiple blocks with a cluster unit (512Byte x 128 Sectors = 64KByte) in the file system is an efficient access to the flash memory, it is obviously to provide higher speed to compared to single write block. And it could be estimated that SD card internal process would be reduced to save power consumption and flash write amplification factor, that is why the efficient data writing was recommended. To avoid the command issued by 512Bytes with single write block, software processes in the host device become faster. For this operation, check the sectors in the SD card and file system as Figure 8-1



Heading address of user data area shall match with the heading of 64KB boundary of SD logical address.

Figure 8-1 Matching between logical address and file system

Note: Large Cluster unit is better for performance and WAF, for example, 128KB, 256KB or 512KB. Large cluster unit also can save write command numbers and few transfer time.



## 8.2. Basic Process of Error Handling

#### 8.2.1. Retry Process

Execute the process by sending commands again, especially for signal issue between card and host.

#### 8.2.2. Recovery Process

Confirm card status is in Transfer State, if card status is not in Transfer State, please issue Stop command to recover it and execute or continue flow. If there was UECC during read/write status, we could use recovery process to recover it.

#### 8.2.3. Tuning Write Command Process

In order to adjust Host CMD and CLK timing, the way is issue tuning command to confirm what the device response and data was received by host. Based on the response, host was adjusting the timing step by step and recording the pass range. Through this flow host could adjust the appropriate timing settings to avoid unexpected handshaking issue.

#### 8.2.4. Tuning Read Command Process

In order to adjust Host CLK and DAT timing, the way is issue tuning command to confirm what the device response and data was received by host. Based on the response, host was adjusting the timing step by step and recording the pass range. Through this flow host could adjust the appropriate timing settings to avoid unexpected handshaking issue.

#### 8.2.5. Exception Handling Process

No doubt that sometimes we would face all error handling above could not recover it successfully, and we could react based on the situation.

- If there was error in response, we could re-initialize the card.
- If it was signal issue, we could set up signal status by reading data and tuning command.

## 8.3. Common Error Handling in SPI and SD mode

#### 8.3.1. Time-out

Run the Retry Process. No response from CMD, it might be signal or status got problem. To avoid the infinite loop, implement a retry counter in the host so that, if the retry counter expires, the exception handling starts in the host.

#### 8.3.2. Error Detect (CMD CRC Error)

Run the Recovery Process. If it got second time failure with CRC, the setting might be too margin to receive response stably. Suggestion is use tuning write command to fix timing and then retry it.

#### 8.3.3. Error Detect (Other Error) in SPI and SD mode

Run the Recovery Process.

#### 8.3.4. Others

Most errors could be recovered by running the Recovery Process, let card come into Transfer State and then executing the flow we planned. If it does not work, please use exception method to come back initial state.



## 8.4. Data Error Handling in SPI and SD mode

#### 8.4.1. Time-out

Run the Recovery Process. While the state was recovered, run the flow again.

#### 8.4.2. Read CRC16 Error

Run the Recovery Process. If it got second time failure with CRC, the setting might be too margin to receive data stably. Suggestion is use tuning read date to fix timing and then retry it.

#### 8.4.3. Write CRC Status Error

Run the Recovery Process. If it got second time failure with CRC, the setting might be too margin to receive CRC status stably. Suggestion is use tuning read date to fix timing and then retry it.

#### 8.4.4. Others

Most errors could be recovered by running the Recovery Process, let card come into Transfer State and then executing the flow we planned.



# 8.5. Multiple Block Write (CMD25) Process

- If Response is ADDRESS\_OUT\_OF\_RANGE, please confirm writing address.
- If Response is DEVICE\_IS\_LOCKED, please stop writing data.
- If Response is COM\_CRC\_ERROR, run retry or tuning.





Figure 8-2 Multiple Write (CMD25) Error Handling



# 8.6. Retry Error handling

In order to avoid signal issue caused unexpected response from device, we could use Retry Process to fix it.

- Please make sure card state is in transfer state before issuing following commands.
- To avoid the infinite loop, implement a retry counter in the host.
- If the device could not respond to CMD13 normally, please run exception handling to recover card status.




**Figure 8-3 Retry Error Handling Process** 



# 8.7. Recovery Error Handling

Sometimes the device failure could not be recovered by Retry Process, it suggests to execute STOP Command (CMD12) to stop whole commands and response and then run following flow.

- Please confirm card status is in Transfer state
- In order to avoid infinite loops, host has to set up a retry counter number.




**Figure 8-4 Recovery Error Handling Process** 



# 8.8. Tuning Write Command Error Handling

Reconfirm the card's pass range, to make sure card could receive host commands.

- If there was no any pass window, it might be connect issue or signal issue
- Pass Range depends on frequency level, higher frequency makes fewer pass range




**Figure 8-5 Tuning Write Command Error Handling Process** 



# 8.9. Exception Error Handling

- Error in Card's response or data output time-out, it could re-initialize the card.
- If there was CMD CRC7 issue, it could use tuning write command process to find out appropriate timing.
- If there was DAT CRC16 issue, it could use tuning read command process to find out appropriate timing.



**Figure 8-6 Exception Error Handling Process** 



# 8.10. Multiple Blocks Read (CMD18) Error Handling Process

- If card responded ADDRESS\_OUT\_OF\_RANGE, please check reading address
- If card responded DEVICE\_IS\_LOCKED, please stop reading data
- If card responded COM\_CRC\_ERROR, run Retry or Tuning Process





Figure 8-7 Multiple Blocks Read (CMD18) Error Handling Process



# 8.11. Tuning Read Data Error Handling

Reconfirm the card's pass range, to make sure host could receive card's Response and Data.

- If there was no any pass window, it might be connect issue or signal issue
- Pass Range depends on frequency level, higher frequency makes fewer pass range



**Figure 8-8 Tuning Read Data Error Handling Process** 



## 9. CARD REGISTERS

## 9.1. Card Identification Register (CID)

The Card Identification (CID) register is 128 bit wide. It contains the card identification information used during the card identification phase. Every individual flash card shall have a unique identification number. The structure of the CID register is defined in the following table.

Table 9-1 Card Identification Register (CID) fields

CID Bit	Width	Name	Field	Value
[127:120]	8	Manufacture ID	MID	B5h
[119:104]	16	OEM/Application ID	OID	4D56h
[103:64]	40	Product Name	PNM	4D45544F52h
[63:56]	8	Product Revision	PRV	/
[55:24]	32	Product Serial Number	PSN	/
[23:20]	4	Reserved		<i>/</i>
[19:8]	12	Manufacturing Date	MDT	
[7:1]	7	CRC7 check sum	CRC	
[0]	1	Not used, always"1	/	

All contents in the CID table are programmable; Manufacturers can update the CID data through utility.

Manufacturers should license MID and OID field form the SD Card Association (SDA)

# 9.2. Card Specific Data Register (CSD)

The Card-Specific Data register provides information regarding access to the card contents. The CSD defines the data format, error correction type, maximum data access time, whether the DSR register can be used, etc. The programmable part of the register (entries marked by W or E, see below) can be changed by CMD27. The CSD Table Version 2.0(as shown below) is applied to SDHC and SDXC Cards. Note that bits [15:0] are programmable by the host side. Refer to the SD specification for detailed information.




Table 9-1 Card Specific Data Register (CSD)

CSD Bit	Width	Name	Field	Value	Note
[127:126]	2	CSD structure	CSD_STRUCTURE	1 h	Ver2.0
[125:120]	6	Reserved			
[119:112]	8	Data read access-time 1	TAAC	0E h	1ms
[111:104]	8	Data read access-time2 in CLK cycles (NSA*100)	NSAC	0 h	
[103:96]	8	Max data transfer rate	TRAN_SPEED	32h 5A h 0B h 2B h	Default High speed SDR50/DDR50 SDR104
:84]	12	Card command classes	CCC	DB7 h	0,2,4,5,7,8,10
[83:80]	4	Max. read data block length	READ_BL_LEN	9 h	512 Byte
[79]	1	Partial block read allowed	READ_BL_PARTIAL	0 h	No
[78]	1	Write block misalignment	WRITE_BLK_MISALIGN	0 h	No
[77]	1	Read block misalignment	READ_BLK_MISALIGN	0 h	No
[76]	1	DSR implemented	DSR_IMP	0 h	No
[75:70]	6	Reserve			
[69:48]	22	Device size	C_SIZE	3FFFh 7FFFh FFFFh	8GB 16GB 32GB
[47]	1	Reserved	/		
[46]	1	Erase single block enable	ERASE_BLK_EN	1 h	Yes
[45:39]	7	Erase sector size	SECTOR_SIZE	7F h	128
[38:32]	7	Write protect group size	WP_GRP_SIZE	0 h	Not supported
[31]	1	Write protect group enable	WP_GRP_ENABLE	0 h	No
[30:29]	2	Reserved			
[28:26]	3	Write speed factor	R2W_FACTOR	2 h	x4
[25:22]	4	Max. write data block length	WRITE_BL_LEN	9 h	512 Byte
[21]	1	Partial block write allowed	WRITE_BL_PARTIAL	0 h	No
[20:16]	5	Reserved			
[15]	1	File format group	FILE_FORMAT_GRP	0 h	Not use
[14]	1	Copy flag	СОРУ	0 h	Original
[13]	1	Permanent write protection	PERM_WRITE_PROTECT	0 h	Not Protected
[12]	1	Temporary write protection	TMP_WRITE_PROTECT	0 h	Not Protected
[11:10]	2	File format	FILE_FORMAT	0 h	Not use
[9:8]	2	Reserved			
[7:1]	7	CRC	CRC	CRC7	
[0]	1	Not used, always'1'		1 h	



# 10. PHYSICAL DIMENSION

Dimension: 32mm(L) x 24mm(W) x 2.1mm(H)



# 11. APPENDIX

## 11.1. Endurance characteristic

30,000 cycles/block