



自主封測 品質把控 售後保障


WEB | WWW.TDSEMIC.COM




電源管理





顯示驅動



二三極管 LDO穩壓器




觸摸芯片



MOS管




運算放大器



存儲芯片



MCU



串口通信

OB2532-TD

產品規格說明書

GENERAL DESCRIPTION

TD2532 is a high performance offline PWM controller for low power AC/DC charger and adapter applications. It operates in primary-side sensing and regulation. Consequently, opto-coupler and TL431 could be eliminated. Proprietary Constant Voltage (CV) and Constant Current (CC) control is integrated as shown in the figure below.

In CC control, the current and output power setting can be adjusted externally by the sense resistor R_s at CS pin. In CV control, multi-mode operations are utilized to achieve high performance and high efficiency. In addition, good load regulation is achieved by the built-in cable drop compensation. Device operates in PFM in CC mode as well at large load condition and it operates in PWM with frequency reduction at light/medium load.

TD2532 offers power on soft start control and protection coverage with auto-recovery features including Cycle-by-Cycle current limiting, VDD OVP, VDD clamp and UVLO. Excellent EMI performance is achieved with On-Bright proprietary frequency shuffling technique.

High precision constant voltage (CV) and constant current (CC) can be achieved by TD2532.





Fig.1. Typical CC/CV Curve

TYPICAL APPLICATION



FEATURES

- ±5% Constant Voltage Regulation at Universal AC input
- High Precision Constant Current Regulation at Universal AC input
- Primary-side Sensing and Regulation Without TL431 and Opto-coupler
- Programmable CV and CC Regulation
- Adjustable Constant Current and Output Power Setting
- Built-in Secondary Constant Current Control with Primary Side Feedback
- Built-in Adaptive Current Peak Regulation
- Built-in Primary winding inductance compensation
- Programmable Cable drop Compensation
- Power on Soft-start
- Built-in Leading Edge Blanking (LEB)
- Cycle-by-Cycle Current Limiting
- VDD Under Voltage Lockout with Hysteresis (UVLO)
- VDD OVP
- VDD Clamp

APPLICATIONS

Low Power AC/DC offline SMPS for


- Cell Phone Charger
- Digital Cameras Charger
- Small Power Adapter
- Auxiliary Power for PC, TV etc.
- Linear Regulator/RCC Replacement

TD2532 is offered in SOT23-6 package

GENERAL INFORMATION

Pin Configuration

The pin map is shown as below for SOT23-6



Package Dissipation Rating

Package	R _{θJA} (°C/W)
SOT23-6	200


Absolute Maximum Ratings


Parameter	Value
VDD Voltage	-0.3 to V _{DD_clamp}
VDD Zener Clamp Continuous Current	10 mA
COMP Voltage	-0.3 to 7V
CS Input Voltage	-0.3 to 7V
INV Input Voltage	-0.3 to 7V
Max Operating Junction Temperature T _J	150 °C
Min/Max Storage Temperature T _{stg}	-55 to 150 °C
Lead Temperature (Soldering, 10secs)	260 °C

Ordering Information

Part Number	Description
TD2532	SOT23-6, Pb-free, T&R

Note: Stresses beyond those listed under 'absolute maximum ratings' may cause permanent damage to the device. These are stress ratings only, functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.



Marking Information


Y: Year Code(0-9)

WW: Week Code(01-52)

S: Internal Code(Optional)

TERMINAL ASSIGNMENTS

Pin Num	Pin Name	I/O	Description
1	GND	P	Ground
2	GATE	O	Totem-pole gate drive output for power MOSFET.
3	CS	I	Current sense input. Connected to MOSFET current sensing resistor node.
4	INV	I	The voltage feedback from auxiliary winding. Connected to resistor divider from auxiliary winding reflecting output voltage. PWM duty cycle is determined by EA output and current sense signal at pin 3.
5	COMP	I	Loop Compensation for CV Stability
6	VDD	P	Power Supply

BLOCK DIAGRAM





ELECTRICAL CHARACTERISTICS

(TA = 25°C, VDD=16V, if not otherwise noted)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
Supply Voltage (VDD) Section						
I _{DD ST}	Standby Current	VDD=13V		5	20	uA
I _{DD op}	Operation Current	Operation supply current INV=2V, CS=0V, VDD=18V	-	2	3	mA
UVLO(ON)	VDD Under Voltage Lockout Enter	VDD falling	8.2	9.0	10.5	V
UVLO(OFF)	VDD Under Voltage Lockout Exit	VDD rising	13.5	14.8	16.0	V
V _{DD_clamp}	Maximum VDD operation voltage	I _{DD} =10mA	27	28.5	30	V
OVP	Over voltage protection Threshold	Ramp VDD until gate shut down	26	27.5	29	V
Current Sense Input Section						
TLEB	LEB time			625		ns
V _{th_oc}	Over current threshold		880	910	940	mV
T _{d_oc}	OCP Propagation delay			110		ns
Z _{SENSE_IN}	Input Impedance		50			Kohm
T _{ss}	Soft start time			17		ms
Frequency Section						
Freq_Max ^{Note 1}	IC Maximum frequency		55	60	65	KHz
Freq_Nom	System Nominal switch frequency			50		KHz
Freq_startup		INV=0V, Comp=5V		14		KHz
△f/Freq	Frequency shuffling range			+/-6		%
Error Amplifier section						
Vref_EA	Reference voltage for EA		1.97	2	2.03	V
Gain	DC gain of EA			60		dB
I_COMP_MAX	Max. Cable compensation current	INV=2V, Comp=0V		37.5		uA
Gate Drive Output Section						
VOL	Output Low Level	I _O =20mA			1	V
VOH	Output High Level	I _O =20mA	8			V
V_clamp	Output Clamp Voltage Level			16		V
T_r	Output Rising Time	CL=0.5nF		650		nS
T_f	Output Falling Time	CL=0.5nF		40		nS

Note:

1. Freq_Max indicates IC internal maximum clock frequency. In system application, the maximum operation frequency of 60Khz nominal occurs at maximum output power or the transition point from CV to CC.

CHARACTERIZATION PLOTS

OPERATION DESCRIPTION

TD2532 is a cost effective PWM controller optimized for off-line low power AC/DC applications including battery chargers and adapters. It operates in primary side sensing and regulation, thus opto-coupler and TL431 are not required. Proprietary built-in CV and CC control can achieve high precision CC/CV control meeting most adapter and charger application requirements.

- **Startup Current and Start up Control**
Startup current of is TD2532 designed to be very low so that VDD could be charged up above UVLO threshold and starts up quickly. A large value startup resistor can therefore be used to minimize the power loss in application.

- **Operating Current**
The Operating current of TD2532 is as low as 2.5mA. Good efficiency is achieved with the low operating current together with 'Muti-mode' control features.

- **Soft Start**
TD2532 features an internal soft start to minimize the component electrical over-stress during power on startup. As soon as VDD reaches UVLO (OFF), the control algorithm will ramp peak current voltage threshold gradually from nearly zero to normal setting of 0.90V. Every restart is a soft start.

- **CC/CV Operation**
TD2532 is designed to produce good CC/CV control characteristic as shown in the Fig. 1. In charger applications, a discharged battery charging starts in the CC portion of the curve until it is nearly full charged and smoothly switches to operate in CV portion of the curve. In an AC/DC adapter, the normal operation occurs only on the CV portion of the curve. The CC portion provides output current limiting. In CV operation, the output voltage is regulated through the primary side control. In CC operation mode, TD2532 will regulate the output current constant regardless of the output voltage drop.

- **Principle of Operation**
To support TD2532 proprietary CC/CV control, system needs to be designed in DCM mode for flyback system (Refer to Typical Application Diagram on page1). In the DCM flyback converter, the output voltage can be sensed via the auxiliary winding.

During MOSFET turn-on time, the load current is supplied from the output filter capacitor C_O . The current in the primary winding ramps up. When MOSFET turns off, the primary current transfers to the secondary at the amplitude of

$$I_S = \frac{N_P}{N_S} \cdot I_P \quad (1)$$

The auxiliary voltage reflects the output voltage as shown in fig.2 and it is given by

$$V_{AUX} = \frac{N_{AUX}}{N_S} \cdot (V_O + \Delta V) \quad (2)$$

Where ΔV indicates the drop voltage of the output Diode.




Fig.2. Auxiliary voltage waveform

Via a resistor divider connected between the auxiliary winding and INV (pin 3), the auxiliary voltage is sampled at the end of the de-magnetization and it is hold until the next sampling. The sampled voltage is compared with V_{ref} (2.0V) and the error is amplified. The error amplifier output COMP reflects the load condition and controls the PWM switching frequency to regulate the output voltage, thus constant output voltage can be achieved.

When sampled voltage is below V_{ref} and the error amplifier output COMP reaches its maximum, the switching frequency is controlled by the sampled voltage thus the output voltage to regulate the output current, thus the constant output current can be achieved.

- **Adjustable CC point and Output Power**
In TD2532 the CC point and maximum output power can be externally adjusted by external current sense resistor R_S at CS pin as illustrated in Typical Application Diagram. The output power is adjusted through CC point change. The larger

R_s , the smaller CC point is, and the smaller output power becomes, and vice versa as shown in Fig.3.




Fig.3 Adjustable output power by changing R_s

• Operation switching frequency

The switching frequency of TD2532 is adaptively controlled according to the load conditions and the operation modes. No external frequency setting components are required. The operation switching frequency at maximum output power is set to 60K Hz internally.

For flyback operating in DCM, The maximum output power is given by

$$P_{o_{MAX}} = \frac{1}{2} L_p F_{SW} I_p^2 \quad (3)$$

Where L_p indicate the inductance of primary winding and I_p is the peak current of primary winding.

Refer to the equation 3, the change of the primary winding inductance results in the change of the maximum output power and the constant output current in CC mode. To compensate the change from variations of primary winding inductance, the switching frequency is locked by an internal loop such that the switching frequency is

$$F_{SW} = \frac{1}{2T_{Demag}} \quad (4)$$

Since T_{Demag} is inversely proportional to the inductance, as a result, the product L_p and f_{SW} is constant, thus the maximum output power and constant current in CC mode will not change as primary winding inductance changes. Up to $\pm 10\%$ variation of the primary winding inductance can be compensated.

• Frequency shuffling for EMI improvement

The frequency shuffling (switching frequency modulation) is implemented in TD2532. The oscillation frequency is modulated so that the tone energy is spread out. The spread

spectrum minimizes the conduction band EMI and therefore eases the system design

• Current Sensing and Leading Edge Blanking

Cycle-by-Cycle current limiting is offered in TD2532. The switch current is detected by a sense resistor into the CS pin. An internal leading edge blanking circuit chops off the sensed voltage spike at initial power MOSFET on state so that the external RC filtering on sense input is no longer needed. The PWM duty cycle is determined by the current sense input voltage and the EA output voltage.

• Gate Drive

The external power MOSFET is driven by a dedicated gate driver of TD2532. Too weak the gate drive strength results in higher conduction and switch loss of MOSFET while too strong gate drive compromises EMI.

A good tradeoff is achieved through the built-in totem pole gate design with right output strength control.

• Programmable Cable drop Compensation

In TD2532, cable drop compensation is implemented to achieve good load regulation. An offset voltage is generated at INV by an internal current flowing into the resistor divider. The current is inversely proportional to the voltage across pin COMP, as a result, it is inversely proportional to the output load current, thus the drop due to the cable loss can be compensated. As the load current decreases from full-load to no-load, the offset voltage at INV will increase. It can also be programmed by adjusting the resistance of the divider to compensate the drop for various cable lines used.


• Protection Control

Good power supply system reliability is achieved with its rich protection features including Cycle-by-Cycle current limiting (OCP), VDD clamp, Power on Soft Start, and Under Voltage Lockout on VDD (UVLO).

VDD is supplied by transformer auxiliary winding output. The output of TD2532 is shut down when VDD drops below UVLO (ON) limit and the power converter enters power on start-up sequence thereafter.

PACKAGE MECHANICAL DATA

SOT-23-6L PACKAGE OUTLINE DIMENSIONS



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.000	1.300	0.039	0.051
A1	0.000	0.150	0.000	0.006
A2	1.000	1.200	0.039	0.047
b	0.300	0.500	0.012	0.020
c	0.100	0.200	0.004	0.008
D	2.800	3.020	0.110	0.119
E	1.500	1.700	0.059	0.067
E1	2.600	3.000	0.102	0.118
e	0.950 (BSC)		0.037 (BSC)	
e1	1.800	2.000	0.071	0.079
L	0.300	0.600	0.012	0.024
θ	0°	8°	0°	8°