

# **NB25Q80A**

# **Performance Highlight**

- Wide supply range from 2.3V to 3.6V for Read, Erase and Program
   Ultra-Low Power consumption for Read, Erase and Program
- > x1, x2 and x4 Multi I/O Support
- High reliability with 100K cycling endurance and 20-year data retention
   Unique ID and Secure OTP Support



# **Contents**

1.	FEATURES	4
2.	GENERAL DESCRIPTION	5
	PIN CONFIGURATIONS	
	BLOCK DIAGRAM	
	DATA PROTECTION	
	MEMORY ORGANIZATION	
	DEVICE OPERATION	
-	HOLD FEATURE	_
9.	COMMAND DESCRIPTION	16
	9-1. Write Enable (WREN)	
	9-2. Write Disable (WRDI)	. 20
	9-3. Read Identification (RDID)	
	9-4. Read Electronic Signature (RES)	. 22
	9-5. Read Electronic Manufacturer ID & Device ID (REMS)	. 23
	9-6. ID Read	. 24
	9-7. Read Status Register (RDSR)	
	9-8. Read Configuration Register (RDCR)	. 30
	9-9. Write Status Register (WRSR)	
	9-10. Read Data Bytes (READ)	
	9-11. Read Data Bytes at Higher Speed (FAST_READ)	. 36
	9-12. Dual Read Mode (DREAD)	37
	9-13. 2 x I/O Read Mode (2READ)	
	9-14. Quad Read Mode (QREAD)	. 39
	9-15. 4 x I/O Read Mode (4READ)	
	9-16. Burst Read	42
	9-17. Performance Enhance Mode - XIP (execute-in-place)	
	9-18. Sector Erase (SE)	45
	9-19. Block Erase (BE32K)	
	9-20. Block Erase (BE)	
	9-21. Chip Erase (CE)	
	9-22. Page Program (PP)	
	9-23. 4 x I/O Page Program (4PP)	
	9-24. Deep Power-down (DP)	
	9-25. Enter Secured OTP (ENSO).	
	9-26. Exit Secured OTP (EXSO)	
	9-27. Read Security Register (RDSCUR)	
	9-28. Write Security Register (WRSCUR)	
	9-29. Program/Erase Suspend/Resume	. ၁၁ 
	9-31. No Operation (NOP)	. DÖ
	9-32. Software Reset (Reset-Enable (RSTEN) and Reset (RST))	. DÖ
	9-33. High voltage Operation	

# **NB25Q80A**



10. POWER-ON STATE	62
11. ELECTRICAL SPECIFICATIONS	62
12. OPERATING CONDITIONS	67
13. ERASE AND PROGRAMMING PERFORMANCE	70
14. LATCH-UP CHARACTERISTICS	70
15. PART NAME DESCRIPTION	71
16. PACKAGE INFORMATION	73
17. REVISION HISTORY	77



# 1.Features

# • SPI Flash Memories

Standard SPI: SCLK, CS#, SI, SODual SPI: SCLK, CS#, IO0, IO1

-Quad SPI: SCLK, CS#, IO0, IO1, IO2, IO3

# • Highest Performance Serial Flash

- -1 I/O 108MHz for fast read
- 2 I/O Dual I/O Data transfer up to 208Mbits/s
- 4 I/O Quad I/O Data transfer up to 416Mbits/s

# Power Supply and Low Power Consumption

- Single 2.3V to 3.6V supply
- 10µA standby current,0.2µA deep power down current
- 10mA active read current at 104MHz, 10mA active program or erase current

# Flexible Architecture for Code and Data Storage

- Uniform 32/64K-byte Block Erase, Program 1 to 256 byte per programmable page
- Minimum 100,000 Program/Erase Cycles, More than 20-year data retention
- Latch-up protected to 100mA from -1V to Vcc +1V

# Fast Program and Erase Speed

- 0.5ms page program time
- 35ms 4K-byte sector erase time, 0.45s 64K-byte block erase time

# Advanced Security Features

- Additional 8K bits secured OTP
- Features unique identifier
- Discoverable parameters (SFDP) register

# Package Information

- SOP8-150MIL/208MIL,TSSOP8,USON2\*3
- Contact ZETTA for KGD and other options

# **NB25Q80A**



## 2. GENERAL DESCRIPTION

The NB25Q80A (8M-Bit) serial flash supports the standard Serial Peripheral Interface (SPI), and supports the Dual/Quad SPI: Serial Clock, Chip Select, Serial Data I/O0 (SI), I/O1 (SO), I/O2 (WP#), and I/O3 (HOLD#). The Dual I/O & Dual output data is transferred with speed of 208Mbits/s and the Quad I/O & Quad output data is transferred with speed of 416Mbits/s

The NB25Q80A features a serial peripheral interface and software protocol allowing operation on a simple 3-wire bus while it is in single I/O mode. The three bus signals are a clock input (SCLK), a serial data input (SI), and a serial data output (SO). Serial access to the device is enabled by CS# input.

When it is in two I/O read mode, the SI pin and SO pin become SIO0 pin and SIO1 pin for address/dummy bits input and data output. When it is in four I/O read mode, the SI pin, SO pin, WP# pin and HOLD# pin become SIO0 pin, SIO1 pin, SIO2 pin and SIO3 pin for address/dummy bits input and data output.



# **Table 1. Additional Feature**


Protection and Security	NB25Q80A
Flexible Block Protection (BP0-BP3)	V
8K-bit security OTP	V

Fast Read Performance									
I/O 1 I/O 1 I/2O 2 I/O 1 I/4O 4 I/O									
Dummy Cycle         8         8         4         8         6									
Frequency 108MHz 104MHz 104MHz 104MHz 104MHz									




# 3. PIN CONFIGURATIONS

# 8-PIN SOP8



# 8-LAND USON (2x3mm)




SYMBOL	DESCRIPTION
CS#	Chip Select
SI/SIO0	Serial Data Input (for 1 x I/O)/ Serial Data Input & Output (for 4xI/O read mode)
SO/SIO1	Serial Data Output (for 1 x I/O)/ Serial Data Input & Output (for 4xI/O read mode)
SCLK	Clock Input
WP#/SIO2	Write Protection Active Low or Serial Data Input & Output (for 4xI/O read mode)
HOLD#/SIO3	To pause the device without deselecting the device or Serial Data Input & Output (for 4xI/O read mode)
VCC	Power Supply
GND	Ground

Note: The pin of HOLD#/SIO3 or WP#/SIO2 will

remain internal pull up function while this pin is not physically connected in system configuration. However, the internal pull up function will be

disabled if the system has physical connection to HOLD#/SIO3 or WP#/SIO2 pin.





# **NB25Q80A**



#### 5. DATA PROTECTION

During power transition, there may be some false system level signals which result in inadvertent erasure or programming. The device is designed to protect itself from these accidental write cycles.

The state machine will be reset as standby mode automatically during power up. In addition, the control register architecture of the device constrains that the memory contents can only be changed after specific command sequences have completed successfully.

In the following, there are several features to protect the system from the accidental write cycles during VCC power-up and power-down or from system noise.

- Power-on reset: to avoid sudden power switch by system power supply transition, the power-on reset may protect the Flash.
- Valid command length checking: The command length will be checked whether it is at byte base and completed on byte boundary.
- Write Enable (WREN) command: WREN command is required to set the Write Enable Latch bit (WEL) before issuing other commands to change data.
- Deep Power Down Mode: By entering deep power down mode, the flash device is under protected from writing all commands except toggling the CS#. For more detail please see "9-24. Deep Power-down (DP)".
- Advanced Security Features: there are some protection and security features which protect content from inadvertent write and hostile access.

#### 1). Block lock protection

- The Software Protected Mode (SPM) use (BP3, BP2, BP1, BP0) bits to allow part of memory to be protected as read only. The protected area definition is shown as "Table 2. Protected Area Sizes", the protected areas are more flexible which may protect various area by setting value of BP0-BP3 bits.
- The Hardware Protected Mode (HPM) use WP#/SIO2 to protect the (BP3, BP2, BP1, BP0) bits and Status Register Write Protect (SRWD) bit. If the system goes into four I/O mode, the feature of HPM will be disabled.



Table 2. Protected Area Sizes

# Protected Area Sizes (TB bit = 0)

Status bit				Protect Level			
BP3	BP2	BP1	BP0	8Mb			
0	0	0	0	0 (none)			
0	0	0	1	1 (1block, block 15 <sup>th</sup> )			
0	0	1	0	2 (2blocks, block 14 <sup>th</sup> -15 <sup>th</sup> )			
0	0	1	1	3 (4blocks, block 12 <sup>th</sup> -15 <sup>th</sup> )			
0	1	0	0	4 (8blocks, block 8 <sup>th</sup> -15 <sup>th</sup> )			
0	1	0	1	5 (16blocks, protect all)			
0	1	1	0	6 (16blocks, protect all)			
0	1	1	1	7 (16blocks, protect all)			
1	0	0	0	8 (16blocks, protect all)			
1	0	0	1	9 (16blocks, protect all)			
1	0	1	0	10 (16blocks, protect all)			
1	0	1	1	11 (16blocks, protect all)			
1	1	0	0	12 (16blocks, protect all)			
1	1	0	1	13 (16blocks, protect all)			
1	1	1	0	14 (16blocks, protect all)			
1	1	1	1	15 (16blocks, protect all)			

# Protected Area Sizes (TB bit = 1)

	Statu	ıs bit		Protect Level			
BP3	BP2	BP1	BP0	8Mb			
0	0	0	0	0 (none)			
0	0	0	1	1 (1block, block 0 <sup>th</sup> )			
0	0	1	0	2 (2blocks, block 0 <sup>th</sup> -1 <sup>st</sup> )			
0	0	1	1	3 (4blocks, block 0 <sup>th</sup> -3 <sup>rd</sup> )			
0	1	0	0	4 (8blocks, block 0 <sup>th</sup> -7 <sup>th</sup> )			
0	1	0	1	5 (16blocks, protect all)			
0	1	1	0	6 (16blocks, protect all)			
0	1	1	1	7 (16blocks, protect all)			
1	0	0	0	8 (16blocks, protect all)			
1	0	0	1	9 (16blocks, protect all)			
1	0	1	0	10 (16blocks, protect all)			
1	0	1	1	11 (16blocks, protect all)			
1	1	0	0	12 (16blocks, protect all)			
1	1	0	1	13 (16blocks, protect all)			
1	1	1	0	14 (16blocks, protect all)			
1	1	1	1	15 (16blocks, protect all)			

**Note:** The device is ready to accept a Chip Erase instruction if, and only if, all Block Protect (BP3, BP1, BP0) are 0.



**2). Additional 8K-bit secured OTP** for unique identifier: to provide 8K-bit One-Time Program area for setting device unique serial number - Which may be set by factory or system maker.

The 8K-bit secured OTP area is composed of two rows of 4K-bit. Customer could lock the first 4K-bit OTP area and factory could lock the other.

- Security register bit 0 indicates whether the 2<sup>nd</sup> 4K-bit is locked by factory or not.
- Customer may lock-down the customer lockable secured OTP by writing WRSCUR(write security register) command to set customer lock-down bit1 as "1". Please refer to table of "Table 11. Security Register Definition" for security register bit definition and table of "Table 3. 8K-bit Secured OTP Definition" for address range definition.
- To program 8K-bit secured OTP by entering secured OTP mode (with ENSO command), and going through normal program procedure, and then exiting secured OTP mode by writing EXSO command.

**Note:** Once lock-down whatever by factory or customer, the corresponding secured area cannot be changed any more. While in 8K-bit Secured OTP mode, array access is not allowed.

Table 3. 8K-bit Secured OTP Definition

Address range	Size	Lock-down
xxx000-xxx1FF	4096-bit	Determined by Customer
xxx200-xxx3FF	4096-bit	Determined by Factory



# **6. MEMORY ORGANIZATION**

**Table 4. Memory Organization** 

Block (64KB)	Block (32KB)	Sector (4KB)	Addres	s Range
	31	255	0FF000h	0FFFFFh
15		:	:	:
	30	240	0F0000h	0F0FFFh
	29	239	0EF000h	0EFFFFh
14		:	:	:
	28	224	0E0000h	0E0FFFh
	27	223	0DF000h	0DFFFFh
13		:	:	:
	26	208	0D0000h	0D0FFFh
	25	207	0CF000h	0CFFFFh
12		:	:	:
	24	192	0C0000h	0C0FFFh
	23	191	0BF000h	0BFFFFh
11	1	:	:	:
	22	176	0B0000h	0B0FFFh
	21	175	0AF000h	0AFFFFh
10	1	:	:	:
	20	160	0A0000h	0A0FFFh
	19	159	09F000h	09FFFFh
9		:	:	:
	18	144	090000h	090FFFh
	17	143	08F000h	08FFFFh
8		:	:	:
	16	128	080000h	080FFFh
	15	127	07F000h	07FFFFh
7		:	:	:
	14	112	070000h	070FFFh
	13	111	06F000h	06FFFFh
6		:	:	:
	12	96	060000h	060FFFh
	11	95	05F000h	05FFFFh
5		:	:	:
	10	80	050000h	050FFFh
	9	79	04F000h	04FFFFh
4		:	:	:
	8	64	040000h	040FFFh
	7	63	03F000h	03FFFFh
3		:	:	:
	6	48	030000h	030FFFh
	5	47	02F000h	02FFFFh
2	4	:		:
		32	020000h	020FFFh
4	3	31	01F000h	01FFFFh
1	2	: 16		1010555
		16 15	010000h	010FFFh
	_		00F000h	00FFFFh
_	1	:	: 002000h	1002555
0	0	2		002FFFh
		1	001000h	001FFFh
		0	000000h	000FFFh



#### 7. DEVICE OPERATION

- 1. Before a command is issued, status register should be checked to ensure device is ready for the intended operation.
- 2. When incorrect command is inputted to this device, it enters standby mode and remains in standby mode until next CS# falling edge. In standby mode, SO pin of the device is High-Z.
- 3. When correct command is inputted to this device, it enters active mode and remains in active mode until next CS# rising edge.
- 4. Input data is latched on the rising edge of Serial Clock (SCLK) and data shifts out on the falling edge of SCLK. The difference of Serial mode 0 and mode 3 is shown as "Figure 1. Serial Modes Supported".
- 5. For the following instructions: RDID, RDSR, RDCR, RDSCUR, READ, FAST\_READ, DREAD, 2READ, 4READ, QREAD, RDSFDP, RES, REMS, the shifted-in instruction sequence is followed by a data-out sequence. After any bit of data being shifted out, the CS# can be high. For the following instructions: WREN, WRDI, WRSR, SE, BE32K, BE, CE, PP, 4PP, DP, ENSO, EXSO, WRSCUR, SUSPEND, RESUME, NOP, RSTEN, RST, the CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed.
- 6. While a Write Status Register, Program or Erase operation is in progress, access to the memory array is neglected and will not affect the current operation of Write Status Register, Program, Erase.




Figure 1. Serial Modes Supported

#### Note

CPOL indicates clock polarity of Serial master, CPOL=1 for SCLK high while idle, CPOL=0 for SCLK low while not transmitting. CPHA indicates clock phase. The combination of CPOL bit and CPHA bit decides which Serial mode is supported.



Figure 2. Serial Input Timing




Figure 3. Output Timing





Figure 4. Hold Timing



<sup>\*</sup> SI is "don't care" during HOLD operation.




#### 8. HOLD FEATURE

HOLD# pin signal goes low to hold any serial communications with the device. The HOLD feature will not stop the operation of write status register, programming, or erasing in progress.

The operation of HOLD requires Chip Select (CS#) keeping low and starts on falling edge of HOLD# pin signal while Serial Clock (SCLK) signal is being low (if Serial Clock signal is not being low, HOLD operation will not start until Serial Clock signal being low). The HOLD condition ends on the rising edge of HOLD# pin signal while Serial Clock(SCLK) signal is being low (if Serial Clock signal is not being low, HOLD operation will not end until Serial Clock being low).

Figure 5. Hold Condition Operation



During the HOLD operation, the Serial Data Output (SO) is high impedance when Hold# pin goes low and will keep high impedance until Hold# pin goes high. The Serial Data Input (SI) is don't care if both Serial Clock (SCLK) and Hold# pin goes low and will keep the state until SCLK goes low and Hold# pin goes high. If Chip Select (CS#) drives high during HOLD operation, it will reset the internal logic of the device. To re-start communication with chip, the HOLD# must be at high and CS# must be at low.

**Note:** The HOLD feature is disabled during Quad I/O mode.



# 9. COMMAND DESCRIPTION

# **Table 5. Command Set**

# **Read/Write Array Commands**

I/O	1	1	2	2	4	4
Command (byte)	READ (normal read)	FAST READ (fast read data)	2READ (2 x I/O read command)	DREAD (1I / 2O read command)	4READ (4 x I/O read)	QREAD (1I/4O read)
1st byte	03 (hex)	0B (hex)	BB (hex)	3B (hex)	EB (hex)	6B (hex)
2nd byte	ADD1	ADD1	ADD1	ADD1	ADD1	ADD1
3rd byte	ADD2	ADD2	ADD2	ADD2	ADD2	ADD2
4th byte	ADD3	ADD3	ADD3	ADD3	ADD3	ADD3
5th byte		Dummy	Dummy	Dummy	Dummy	Dummy
Action	n bytes read out until CS# goes high	n bytes read out until CS# goes high	n bytes read out by 2 x I/O until CS# goes high	n bytes read out by Dual Output until CS# goes high	Quad I/O read with 6 dummy cycles	n bytes read out by Quad output until CS# goes high

I/O	1	4	1	1	1	1	1
Command (byte)	PP (page program)	4PP (quad page program)	SE (sector erase)	BE 32K (block erase 32KB)	BE (block erase 64KB)	CE (chip erase)	RDSFDP (Read SFDP)
1st byte	02 (hex)	38 (hex)	20 (hex)	52 (hex)	D8 (hex)	60 or C7 (hex)	5A (hex)
2nd byte	ADD1	ADD1	ADD1	ADD1	ADD1		ADD1
3rd byte	ADD2	ADD2	ADD2	ADD2	ADD2		ADD2
4th byte	ADD3	ADD3	ADD3	ADD3	ADD3		ADD3
5th byte							Dummy
Action	to program the selected page	quad input to program the selected page	to erase the selected sector	to erase the selected 32KB block	to erase the selected block	to erase whole chip	Read SFDP mode



# **Register/Setting Commands**

Command (byte)	WREN (write enable)	WRDI (write disable)	RDSR (read status register)	RDCR (read configuration register)	WRSR (write status register)	PGM/ERS Suspend (Suspends Program/Erase)
1st byte	06 (hex)	04 (hex)	05 (hex)	15 (hex)	01 (hex)	75 or B0 (hex)
2nd byte					Values	
3rd byte					Values	
4th byte						
5th byte						
Action	sets the (WEL) write enable latch bit	resets the (WEL) write enable latch bit	to read out the values of the status register	to read out the values of the configuration register	to write new values of the configuration/ status register	program/erase operation is interrupted by suspend command

Command (byte)	PGM/ERS Resume (Resumes Program/Erase)	DP (Deep power down)	SBL (Set Burst Length)
1st byte	7A or 30 (hex)	B9 (hex)	C0 (hex)
2nd byte			Value
3rd byte			
4th byte			
5th byte			
Action	to continue performing the suspended program/erase sequence	enters deep power down mode	to set Burst length



# **ID/Reset Commands**

Command (byte)	RDID (read identific- ation)	RES (read electronic ID)	REMS (read electronic manufacturer & device ID)	ENSO (enter secured OTP)	EXSO (exit secured OTP)	RDSCUR (read security register)	WRSCUR (write security register)
1st byte	9F (hex)	AB (hex)	90 (hex)	B1 (hex)	C1 (hex)	2B (hex)	2F (hex)
2nd byte		х	х				
3rd byte		х	х				
4th byte		Х	ADD (Note 1)				
5th byte							
Action	outputs JEDEC ID: 1-byte Manufacturer ID & 2-byte Device ID	to read out 1-byte Device ID	output the Manufacturer ID & Device ID	to enter the 8K-bit secured OTP mode	to exit the 8K-bit secured OTP mode	to read value of security register	to set the lock- down bit as "1" (once lock- down, cannot be update)

COMMAND (byte)	NOP (No Operation)	RSTEN (Reset Enable)	RST (Reset Memory)
1st byte	00 (hex)	66 (hex)	99 (hex)
2nd byte			
3rd byte			
4th byte			
5th byte			
Action			(Note 3)

Note 1: ADD=00H will output the manufacturer ID first and ADD=01H will output device ID first.

Note 2: It is not recommended to adopt any other code not in the command definition table, which will potentially enter the hidden mode.

Note 3: The RSTEN command must be executed before executing the RST command. If any other command is issued in-between RSTEN and RST, the RST command will be ignored.




# 9-1. Write Enable (WREN)

The Write Enable (WREN) instruction is for setting Write Enable Latch (WEL) bit. For those instructions like PP, 4PP, SE, BE32K, BE, CE, and WRSR, which are intended to change the device content WEL bit should be set every time after the WREN instruction setting the WEL bit.

The sequence of issuing WREN instruction is: CS# goes low→sending WREN instruction code→ CS# goes high.

The SIO[3:1] are "don't care".

Figure 6. Write Enable (WREN) Sequence





## 9-2. Write Disable (WRDI)

The Write Disable (WRDI) instruction is to reset Write Enable Latch (WEL) bit.


The sequence of issuing WRDI instruction is: CS# goes low→sending WRDI instruction code→CS# goes high.

The SIO[3:1] are "don't care".

The WEL bit is reset by following situations:

- Power-up
- Completion of Write Disable (WRDI) instruction
- Completion of Write Status Register (WRSR) instruction
- Completion of Page Program (PP) instruction
- Completion of Quad Page Program (4PP) instruction
- Completion of Sector Erase (SE) instruction
- Completion of Block Erase 32KB (BE32K) instruction
- Completion of Block Erase (BE) instruction
- Completion of Chip Erase (CE) instruction
- Program/Erase Suspend
- Completion of Softreset command
- Completion of Write Security Register (WRSCUR) command

Figure 7. Write Disable (WRDI) Sequence






## 9-3. Read Identification (RDID)

The RDID instruction is for reading the manufacturer ID of 1-byte and followed by Device ID of 2-byte. The Manufacturer ID and Device ID are listed as "Table 6. ID Definitions".

The sequence of issuing RDID instruction is: CS# goes low $\rightarrow$  sending RDID instruction code $\rightarrow$ 24-bits ID data out on SO $\rightarrow$  to end RDID operation can drive CS# to high at any time during data out.

While Program/Erase operation is in progress, it will not decode the RDID instruction, therefore there's no effect on the cycle of program/erase operation which is currently in progress. When CS# goes high, the device is at standby stage.

Figure 8. Read Identification (RDID) Sequence






# 9-4. Read Electronic Signature (RES)

RES instruction is for reading out the old style of 8-bit Electronic Signature, whose values are shown as "Table 6. ID Definitions". This is not the same as RDID instruction. It is not recommended to use for new design. For new design, please use RDID instruction.

The SIO[3:1] are "don't care".

The RES instruction is ended by CS# goes high after the ID been read out at least once. The ID outputs repeatedly if continuously send the additional clock cycles on SCLK while CS# is at low.

Figure 9. Read Electronic Signature (RES) Sequence





## 9-5. Read Electronic Manufacturer ID & Device ID (REMS)

The REMS instruction returns both the JEDEC assigned manufacturer ID and the device ID. The Device ID values are listed in "Table 6. ID Definitions".

The REMS instruction is initiated by driving the CS# pin low and sending the instruction code "90h" followed by two dummy bytes and one address byte (A7-A0). After which the manufacturer ID for ZETTA and the device ID are shifted out on the falling edge of SCLK with the most significant bit (MSB) first. If the address byte is 00h, the manufacturer ID will be output first, followed by the device ID. If the address byte is 01h, then the device ID will be output first, followed by the manufacturer ID. While CS# is low, the manufacturer and device IDs can be read continuously, alternating from one to the other. The instruction is completed by driving CS# high.

CS# SCLK Mode 0 Command 2 Dummy Bytes SI 90h High-Z SO CS# 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 SCLK ADD (1) SI Manufacturer ID Device ID SO MSB MSB MSB

Figure 10. Read Electronic Manufacturer & Device ID (REMS) Sequence

#### Notes:

(1) ADD=00H will output the manufacturer's ID first and ADD=01H will output device ID first.



#### 9-6. ID Read

User can execute this ID Read instruction to identify the Device ID and Manufacturer ID. The sequence of issuing RDID instruction is: CS# goes low→ sending RDID instruction code→24-bits ID data out on SO→ to end RDID operation can drive CS# to high at any time during data out.

After the command cycle, the device will immediately output data on the falling edge of SCLK. The manufacturer ID, memory type, and device ID data byte will be output continuously, until the CS# goes high.

While Program/Erase operation is in progress, it will not decode the RDID instruction, therefore there's no effect on the cycle of program/erase operation which is currently in progress. When CS# goes high, the device is at standby stage.

**Table 6. ID Definitions** 

Command Type	NB25Q80A					
RDID	Manufacturer ID	Memory type	Memory density			
טוטא		23	14			
RES	Electronic ID					
KES		14				
REMS	Manufacturer ID	Device ID				
KEIVIO		14				




# 9-7. Read Status Register (RDSR)

The RDSR instruction is for reading Status Register Bits. The Read Status Register can be read at any time (even in program/erase/write status register condition). It is recommended to check the Write in Progress (WIP) bit before sending a new instruction when a program, erase, or write status register operation is in progress.

The sequence of issuing RDSR instruction is: CS# goes low→ sending RDSR instruction code→ Status Register data out on SO.

The SIO[3:1] are "don't care".

Figure 11. Read Status Register (RDSR) Sequence





For user to check if Program/Erase operation is finished or not, RDSR instruction flow are shown as follows:

Figure 12. Program/Erase flow with read array data







Figure 13. Program/Erase flow without read array data (read P\_FAIL/E\_FAIL flag)





## **Status Register**

The definition of the status register bits is as below:

**WIP bit.** The Write in Progress (WIP) bit, a volatile bit, indicates whether the device is busy in program/erase/write status register progress. When WIP bit sets to 1, which means the device is busy in program/erase/write status register progress. When WIP bit sets to 0, which means the device is not in progress of program/erase/write status register cycle.

**WEL bit.** The Write Enable Latch (WEL) bit is a volatile bit that is set to "1" by the WREN instruction. WEL needs to be set to "1" before the device can accept program and erase instructions, otherwise the program and erase instructions are ignored. WEL automatically clears to "0" when a program or erase operation completes. To ensure that both WIP and WEL are "0" and the device is ready for the next program or erase operation, it is recommended that WIP be confirmed to be "0" before checking that WEL is also "0". If a program or erase instruction is applied to a protected memory area, the instruction will be ignored and WEL will clear to "0".

**BP3**, **BP2**, **BP1**, **BP0** bits. The Block Protect (BP3, BP2, BP1, BP0) bits, non-volatile bits, indicate the protected area (as defined in "Table 2. Protected Area Sizes") of the device to against the program/erase instruction without hardware protection mode being set. To write the Block Protect (BP3, BP2, BP1, BP0) bits requires the Write Status Register (WRSR) instruction to be executed. Those bits define the protected area of the memory to against Page Program (PP), Sector Erase (SE), Block Erase (BE/BE32K) and Chip Erase (CE) instructions (only if Block Protect bits (BP3:BP0) set to 0, the CE instruction can be executed). The BP3, BP2, BP1, BP0 bits are "0" as default, which is un-protected.

**QE bit.** The Quad Enable (QE) bit, non-volatile bit, while it is "0" (factory default), it performs non-Quad and WP#, HOLD# are enabled. While QE is "1", it performs Quad I/O mode and WP#, HOLD# are disabled. In the other words, if the system goes into four I/O mode (QE=1), the feature of HPM and HOLD will be disabled.

**SRWD bit.** The Status Register Write Disable (SRWD) bit, non-volatile bit, is operated together with Write Protection (WP#/SIO2) pin for providing hardware protection mode. The hardware protection mode requires SRWD sets to 1 and WP#/SIO2 pin signal is low stage. In the hardware protection mode, the Write Status Register (WRSR) instruction is no longer accepted for execution and the SRWD bit and Block Protect bits (BP3, BP2, BP1, BP0) are read only. The SRWD bit defaults to be "0".

Table 7. Status Register

	1 140		1 14 4	1 140	1.140	1 144	1 140
bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
SRWD (status register write protect)	QE (Quad Enable)	BP3 (level of protected block)	BP2 (level of protected block)	BP1 (level of protected block)	BP0 (level of protected block)	WEL (write enable latch)	WIP (write in progress bit)
1=status register write disabled 0=status register write enabled	1=Quad Enable 0=not Quad Enable	(note 1)	(note 1)	(note 1)	(note 1)	1=write enable 0=not write enable	1=write operation 0=not in write operation
Non-volatile bit	Non-volatile bit	Non-volatile bit	Non-volatile bit	Non-volatile bit	Non-volatile bit	volatile bit	volatile bit

Note 1: Please refer to the "Table 2. Protected Area Sizes".



# **Configuration Register**

The Configuration Register is able to change the default status of Flash memory. Flash memory will be configured after the CR bit is set.

#### TB bit

The Top/Bottom (TB) bit is a non-volatile OTP bit. The Top/Bottom (TB) bit is used to configure the Block Protect area by BP bit (BP3, BP2, BP1, BP0), starting from TOP or Bottom of the memory array. The TB bit is defaulted as "0", which means Top area protect. When it is set as "1", the protect area will change to Bottom area of the memory device. To write the TB bit requires the Write Status Register (WRSR) instruction to be executed.

**Table 8. Configuration Register** 

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
Reserved	DC (Dummy Cycle)	Reserved	Reserved	TB (top/bottom selected)	Reserved	Reserved	Reserved
x	2READ/ 4READ Dummy Cycle	x	х	0=Top area protect 1=Bottom area protect (Default=0)	х	х	х
Х	Volatile bit	х	Х	OTP	х	Х	х

Table 9. Dummy Cycle Table

	DC	Numbers of Dummy Cycles
ODEAD	0 (default)	4
2READ	1	8
4DE 4D	0 (default)	6
4READ	1	10




# 9-8. Read Configuration Register (RDCR)

The RDCR instruction is for reading Configuration Register Bits. The Read Configuration Register can be read at any time (even in program/erase/write configuration register condition). It is recommended to check the Write in Progress (WIP) bit before sending a new instruction when a program, erase, or write configuration register operation is in progress.

The sequence of issuing RDCR instruction is: CS# goes low→ sending RDCR instruction code→ Configuration Register data out on SO→ CS# goes high exactly at the 8 bits data boundary.

The SIO[3:1] are don't care.

Figure 14. Read Configuration Register (RDCR) Sequence






## 9-9. Write Status Register (WRSR)

The WRSR instruction is for changing the values of Status Register Bits and Configuration Register Bits. Before sending WRSR instruction, the Write Enable (WREN) instruction must be decoded and executed to set the Write Enable Latch (WEL) bit in advance. The WRSR instruction can change the value of Block Protect (BP3, BP2, BP1, BP0) bits to define the protected area of memory (as shown in "Table 2. Protected Area Sizes"). The WRSR also can set or reset the Quad enable (QE) bit and set or reset the Status Register Write Disable (SRWD) bit in accordance with Write Protection (WP#/SIO2) pin signal, but has no effect on bit1(WEL) and bit0 (WIP) of the status register. The WRSR instruction cannot be executed once the Hardware Protected Mode (HPM) is entered.

The sequence of issuing WRSR instruction is: CS# goes low $\rightarrow$  sending WRSR instruction code $\rightarrow$  Status Register data on SI $\rightarrow$ CS# goes high.

The CS# must go high exactly at the 8 bits or 16 bits data boundary; otherwise, the instruction will be rejected and not executed. The self-timed Write Status Register cycle time (tW) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked during the Write Status Register cycle is in progress. The WIP sets 1 during the tW timing, and sets 0 when Write Status Register Cycle is completed, and the Write Enable Latch (WEL) bit is reset. For more detail please check "Table 18. AC Characteristics".



MSB

Figure 15. Write Status Register (WRSR) Sequence

SO

High-Z



#### **Software Protected Mode (SPM):**

- When SRWD bit=0, no matter WP#/SIO2 is low or high, the WREN instruction may set the WEL bit and can change the values of SRWD, BP3, BP2, BP1, BP0. The protected area, which is defined by BP3, BP2, BP1, BP0, is at software protected mode (SPM).
- When SRWD bit=1 and WP#/SIO2 is high, the WREN instruction may set the WEL bit can change the values of SRWD, BP3, BP2, BP1, BP0. The protected area, which is defined by BP3, BP2, BP1, BP0, is at software protected mode (SPM)

#### Note:

If SRWD bit=1 but WP#/SIO2 is low, it is impossible to write the Status Register even if the WEL bit has previously been set. It is rejected to write the Status Register and not be executed.

#### Hardware Protected Mode (HPM):

- When SRWD bit=1, and then WP#/SIO2 is low (or WP#/SIO2 is low before SRWD bit=1), it enters the hardware protected mode (HPM). The data of the protected area is protected by software protected mode by BP3, BP2, BP1, BP0 and hardware protected mode by the WP#/SIO2 to against data modification.

#### Note:

To exit the hardware protected mode requires WP#/SIO2 driving high once the hardware protected mode is entered. If the WP#/SIO2 pin is permanently connected to high, the hardware protected mode can never be entered; only can use software protected mode via BP3, BP2, BP1, BP0.

**Table 10. Protection Modes** 

Mode	Status register condition	WP# and SRWD bit status	Memory
Software protection mode (SPM)	Status register can be written in (WEL bit is set to "1") and the SRWD, BP0-BP3 bits can be changed	WP#=1 and SRWD bit=0, or WP#=0 and SRWD bit=0, or WP#=1 and SRWD=1	The protected area cannot be program or erase.
Hardware protection mode (HPM)	The SRWD, BP0-BP3 of status register bits cannot be changed	WP#=0, SRWD bit=1	The protected area cannot be program or erase.

#### Note:

1. As defined by the values in the Block Protect (BP3, BP2, BP1, BP0) bits of the Status Register, as shown in "Table 2. Protected Area Sizes".



Figure 16. WRSR flow







Figure 17. WP# Setup Timing and Hold Timing during WRSR when SRWD=1



Note: WP# must be kept high until the embedded operation finish.




# 9-10. Read Data Bytes (READ)

The read instruction is for reading data out. The address is latched on rising edge of SCLK, and data shifts out on the falling edge of SCLK at a maximum frequency fR. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing READ instruction is: CS# goes low→sending READ instruction code→ 3-byte address on SI→ data out on SO→to end READ operation can use CS# to high at any time during data out.

Figure 18. Read Data Bytes (READ) Sequence






## 9-11. Read Data Bytes at Higher Speed (FAST\_READ)

The FAST\_READ instruction is for quickly reading data out. The address is latched on rising edge of SCLK, and data of each bit shifts out on the falling edge of SCLK at a maximum frequency fC. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single FAST\_READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing FAST\_READ instruction is: CS# goes low $\rightarrow$  sending FAST\_READ instruction code $\rightarrow$  3-byte address on SI $\rightarrow$ 1-dummy byte (default) address on SI $\rightarrow$  data out on SO $\rightarrow$  to end FAST\_READ operation can use CS# to high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, FAST\_READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

Figure 19. Read at Higher Speed (FAST\_READ) Sequence





### 9-12. Dual Read Mode (DREAD)

The DREAD instruction enable double throughput of Serial NOR Flash in read mode. The address is latched on rising edge of SCLK, and data of every two bits (interleave on 2 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fT. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single DREAD instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing DREAD instruction, the following data out will perform as 2-bit instead of previous 1-bit.

The sequence of issuing DREAD instruction is: CS# goes low  $\rightarrow$  sending DREAD instruction  $\rightarrow$  3-byte address on SI  $\rightarrow$  8-bit dummy cycle  $\rightarrow$  data out interleave on SIO1 & SIO0  $\rightarrow$  to end DREAD operation can use CS# to high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, DREAD instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.




Figure 20. Dual Read Mode Sequence (Command 3B)



### 9-13. 2 x I/O Read Mode (2READ)

The 2READ instruction enables Double Transfer Rate of Serial NOR Flash in read mode. The address is latched on rising edge of SCLK, and data of every two bits (interleave on 2 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fT. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 2READ instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing 2READ instruction, the following address/dummy/data out will perform as 2-bit instead of previous 1-bit.

The sequence of issuing 2READ instruction is: CS# goes low $\rightarrow$  sending 2READ instruction $\rightarrow$  24-bit address interleave on SIO1 & SIO0 $\rightarrow$  4-bit dummy cycle on SIO1 & SIO0 $\rightarrow$  data out interleave on SIO1 & SIO0 $\rightarrow$  to end 2READ operation can use CS# to high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, 2READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

Figure 21. 2 x I/O Read Mode Sequence (Command BB)

**Note:** SI/SIO0 or SO/SIO1 should be kept "0h" or "Fh" in the first two dummy cycles. In other words, P2=P0 or P3=P1 is necessary.



### 9-14. Quad Read Mode (QREAD)

The QREAD instruction enable quad throughput of Serial NOR Flash in read mode. A Quad Enable (QE) bit of status Register must be set to "1" before sending the QREAD instruction. The address is latched on rising edge of SCLK, and data of every four bits (interleave on 4 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fQ. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single QREAD instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing QREAD instruction, the following data out will perform as 4-bit instead of previous 1-bit.

The sequence of issuing QREAD instruction is: CS# goes low $\rightarrow$  sending QREAD instruction  $\rightarrow$  3-byte address on SI  $\rightarrow$  8-bit dummy cycle  $\rightarrow$  data out interleave on SIO3, SIO2, SIO1 & SIO0 $\rightarrow$  to end QREAD operation can use CS# to high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, QREAD instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.




Figure 22. Quad Read Mode Sequence (Command 6B)

## **NB25Q80A**



### 9-15. 4 x I/O Read Mode (4READ)

The 4READ instruction enable quad throughput of Serial NOR Flash in read mode. A Quad Enable (QE) bit of status Register must be set to "1" before sending the 4READ instruction. The address is latched on rising edge of SCLK, and data of every four bits (interleave on 4 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fQ. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 4READ instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing 4READ instruction, the following address/dummy/data out will perform as 4-bit instead of previous 1-bit.

The sequence of issuing 4READ instruction is: CS# goes low $\rightarrow$  sending 4READ instruction $\rightarrow$  24-bit address interleave on SIO3, SIO2, SIO1 & SIO0 $\rightarrow$ 2+4 dummy cycles $\rightarrow$ data out interleave on SIO3, SIO2, SIO1 & SIO0 $\rightarrow$  to end 4READ operation can use CS# to high at any time during data out.


Another sequence of issuing 4READ instruction especially useful in random access is: CS# goes low $\rightarrow$ send 4READ instruction $\rightarrow$ 3-bytes address interleave on SIO3, SIO2, SIO1 & SIO0 $\rightarrow$ performance enhance toggling bit P[7:0] $\rightarrow$  4 dummy cycles  $\rightarrow$ data out until CS# goes high  $\rightarrow$  CS# goes low (The following 4READ instruction is not allowed, hence 8 cycles of 4READ can be saved comparing to normal 4READ mode)  $\rightarrow$  3-bytes random access address.

In the performance-enhancing mode, P[7:4] must be toggling with P[3:0]; likewise P[7:0]=A5h, 5Ah, F0h or 0Fh can make this mode continue and reduce the next 4READ instruction. Once P[7:4] is no longer toggling with P[3:0]; likewise P[7:0]=FFh, 00h, AAh or 55h and afterwards CS# is raised and then lowered, the system then will escape from performance enhance mode and return to normal operation.

While Program/Erase/Write Status Register cycle is in progress, 4READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.



Figure 23. 4 x I/O Read Mode Sequence



## Note:

- 1. Hi-impedance is inhibited for the two clock cycles.
- 2. P7≠P3, P6≠P2, P5≠P1 & P4≠P0 (Toggling) is inhibited.



#### 9-16. Burst Read


The Burst Read feature allows applications to fill a cache line with a fixed length of data without using multiple read commands. Burst Read is disabled by default at power-up or reset. Burst Read is enabled by setting the Burst Length. When the Burst Length is set, reads will wrap on the selected boundary (8/16/32/64-bytes) containing the initial target address. For example if an 8-byte Wrap Depth is selected, reads will wrap on the 8-byte-page-aligned boundary containing the initial read address.

To set the Burst Length, drive CS# low  $\rightarrow$  send SET BURST LENGTH instruction code  $\rightarrow$  send WRAP CODE  $\rightarrow$  drive CS# high. Refer to the table below for valid 8-bit Wrap Codes and their corresponding Wrap Depth.

Data	WrapAround	Wrap Depth
00h	Yes	8-byte
01h	Yes	16-byte
02h	Yes	32-byte
03h	Yes	64-byte
1xh	No	X

Once Burst Read is enabled, it will remain enabled until the device is power-cycled or reset. The 4READ read command supports the wrap around feature after Burst Read is enabled. To change the wrap depth, resend the Burst Read instruction with the appropriate Wrap Code. To disable Burst Read, send the Burst Read instruction with Wrap Code 1xh. "EBh" support wrap around feature after wrap around is enabled.





# **NB25Q80A**



## 9-17. Performance Enhance Mode - XIP (execute-in-place)

The device could waive the command cycle bits if the two cycle bits after address cycle toggles.


"EBh" command supports enhance mode. The performance enhance mode is not supported in dual I/O mode.

After entering enhance mode, following CS# go high, the device will stay in the read mode and treat CS# go low of the first clock as address instead of command cycle.

To exit enhance mode, a new fast read command whose first two dummy cycles is not toggle then exit. Or issue "FFh" data cycle to exit enhance mode.



Figure 25. 4 x I/O Read performance enhance Mode Sequence



2. Reset the performance enhance mode, if P7=P3 or P6=P2 or P5=P1 or P4=P0, ex: AA, 00, FF

<sup>1.</sup> Performance enhance mode, if P7≠P3 & P6≠P2 & P5≠P1 & P4≠P0 (Toggling), ex: A5, 5A, 0F, if not using performance enhance recommend to keep 1 or 0 in performance enhance indicator.



### 9-18. Sector Erase (SE)

The Sector Erase (SE) instruction is for erasing the data of the chosen sector to be "1". The instruction is used for any 4K-byte sector. A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Sector Erase (SE). Any address of the sector (please refer to "Table 4. Memory Organization") is a valid address for Sector Erase (SE) instruction. The CS# must go high exactly at the byte boundary (the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed.


Address bits [Am-A12] (Am is the most significant address) select the sector address.

The sequence of issuing SE instruction is: CS# goes low $\rightarrow$  sending SE instruction code $\rightarrow$  3-byte address on SI $\rightarrow$  CS# goes high.

The SIO[3:1] are "don't care".

The self-timed Sector Erase Cycle time (tSE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked during the Sector Erase cycle is in progress. The WIP sets 1 during the tSE timing, and sets 0 when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the sector is protected by BP3, BP2, BP1, BP0 bits, the Sector Erase (SE) instruction will not be executed on the sector.

Figure 26. Sector Erase (SE) Sequence





## 9-19. Block Erase (BE32K)


The Block Erase (BE32K) instruction is for erasing the data of the chosen block to be "1". The instruction is used for 32K-byte block erase operation. A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE32K). Any address of the block (see "Table 4. Memory Organization") is a valid address for Block Erase (BE32K) instruction. The CS# must go high exactly at the byte boundary (the least significant bit of address byte has been latched-in); otherwise, the instruction will be rejected and not executed.

The sequence of issuing BE32K instruction is: CS# goes low  $\rightarrow$  sending BE32K instruction code  $\rightarrow$  3-byte address on SI  $\rightarrow$  CS# goes high.

The SIO[3:1] are don't care.

The self-timed Block Erase Cycle time (tBE32K) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while the Block Erase cycle is in progress. The WIP sets during the tBE32K timing, and clears when Block Erase Cycle is completed, and the Write Enable Latch (WEL) bit is cleared. If the block is protected by BP3-0, the array data will be protected (no change) and the WEL bit still be reset.







### 9-20. Block Erase (BE)


The Block Erase (BE) instruction is for erasing the data of the chosen block to be "1". The instruction is used for 64K-byte block erase operation. A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE). Any address of the block (Please refer to "Table 4. Memory Organization") is a valid address for Block Erase (BE) instruction. The CS# must go high exactly at the byte boundary (the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

The sequence of issuing BE instruction is: CS# goes low $\rightarrow$  sending BE instruction code $\rightarrow$  3-byte address on SI $\rightarrow$  CS# goes high.

The SIO[3:1] are "don't care".

The self-timed Block Erase Cycle time (tBE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked during the Block Erase cycle is in progress. The WIP sets 1 during the tBE timing, and sets 0 when Block Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the block is protected by BP3, BP2, BP1, BP0 bits, the Block Erase (BE) instruction will not be executed on the block.

Figure 28. Block Erase (BE) Sequence





### 9-21. Chip Erase (CE)


The Chip Erase (CE) instruction is for erasing the data of the whole chip to be "1". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Chip Erase (CE). The CS# must go high exactly at the byte boundary, otherwise the instruction will be rejected and not executed.

The sequence of issuing CE instruction is: CS# goes low→sending CE instruction code→CS# goes high.

The SIO[3:1] are "don't care".

The self-timed Chip Erase Cycle time (tCE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked during the Chip Erase cycle is in progress. The WIP sets 1 during the tCE timing, and sets 0 when Chip Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the chip is protected by BP3, BP2, BP1, BP0 bits, the Chip Erase (CE) instruction will not be executed. It will be only executed when BP3, BP2, BP1, BP0 all set to "0".

Figure 29. Chip Erase (CE) Sequence





### 9-22. Page Program (PP)

The Page Program (PP) instruction is for programming the memory to be "0". A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Page Program (PP). The device programs only the last 256 data bytes sent to the device. The last address byte (the 8 least significant address bits, A7-A0) should be set to 0 for 256 bytes page program. If A7-A0 are not all zero, transmitted data that exceed page length are programmed from the starting address (24-bit address that last 8 bit are all 0) of currently selected page. If the data bytes sent to the device exceeds 256, the last 256 data byte is programmed at the request page and previous data will be disregarded. If the data bytes sent to the device has not exceeded 256, the data will be programmed at the request address of the page. There will be no effort on the other data bytes of the same page.

The sequence of issuing PP instruction is: CS# goes low $\rightarrow$  sending PP instruction code $\rightarrow$  3-byte address on SI $\rightarrow$  at least 1-byte on data on SI $\rightarrow$  CS# goes high.

The CS# must be kept low during the whole Page Program cycle; The CS# must go high exactly at the byte boundary (the latest eighth bit of data being latched in), otherwise the instruction will be rejected and will not be executed.

The self-timed Page Program Cycle time (tPP) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked during the Page Program cycle is in progress. The WIP sets 1 during the tPP timing, and sets 0 when Page Program Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the page is protected by BP3, BP2, BP1, BP0 bits, the Page Program (PP) instruction will not be executed.

The SIO[3:1] are "don't care".




Figure 30. Page Program (PP) Sequence




## 9-23. 4 x I/O Page Program (4PP)

The Quad Page Program (4PP) instruction is for programming the memory to be "0". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit and Quad Enable (QE) bit must be set to "1" before sending the Quad Page Program (4PP). The Quad Page Programming takes four pins: SIO0, SIO1, SIO2, and SIO3 as address and data input, which can improve programmer performance and the effectiveness of application. The 4PP operation frequency supports as fast as f4PP. The other function descriptions are as same as standard page program.

The sequence of issuing 4PP instruction is: CS# goes low $\rightarrow$  sending 4PP instruction code $\rightarrow$  3-byte address on SIO[3:0] $\rightarrow$  at least 1-byte on data on SIO[3:0] $\rightarrow$ CS# goes high.

Figure 31. 4 x I/O Page Program (4PP) Sequence





### 9-24. Deep Power-down (DP)

The Deep Power-down (DP) instruction places the device into a minimum power consumption state, Deep Power down mode, in which the quiescent current is reduced from ISB1 to ISB2.

The sequence of issuing DP instruction: CS# goes low→ send DP instruction code→ CS# goes high. The CS# must go high at the byte boundary; otherwise the instruction will not be executed. SIO[3:1] are "don't care".

After CS# goes high there is a delay of tDP before the device transitions from Stand-by mode to Deep Power-down mode and the current reduces from ISB1 to ISB2. Once in Deep Power-down mode, all instructions will be ignored.

CS# must not be pulsed low until the device has been in Deep Power-down mode for a minimum of tDPDD. The device exits Deep Power-down mode and returns to Stand-by mode if CS# pulses low for tCRDP or if the device is power-cycled or hardware reset. After CS# goes high, there is a delay of tRDP before the device transitions from Deep Power-down mode back to Stand-by mode.




Figure 32. Deep Power-down (DP) Sequence and Release from Deep Power-down Sequence



### 9-25. Enter Secured OTP (ENSO)

The ENSO instruction is for entering the additional 8K-bit secured OTP mode. While the device is in 8K-bit Secured OTP mode, array access is not available. The additional 8K-bit secured OTP is independent from main array, and may be used to store unique serial number for system identifier. After entering the Secured OTP mode, follow standard read or program procedure to read out the data or update data. The Secured OTP data cannot be updated again once it is lock-down.

The sequence of issuing ENSO instruction is: CS# goes low $\rightarrow$  sending ENSO instruction to enter Secured OTP mode $\rightarrow$  CS# goes high.

The SIO[3:1] are "don't care".

Please note that WRSR/WRSCUR commands are not acceptable during the access of secure OTP region, once security OTP is lock down, only read related commands are valid.

### 9-26. Exit Secured OTP (EXSO)

The EXSO instruction is for exiting the additional 8K-bit secured OTP mode.

The sequence of issuing EXSO instruction is: CS# goes low $\rightarrow$  sending EXSO instruction to exit Secured OTP mode $\rightarrow$  CS# goes high.

The SIO[3:1] are "don't care".

### 9-27. Read Security Register (RDSCUR)

The RDSCUR instruction is for reading the value of Security Register bits. The Read Security Register can be read at any time (even in program/erase/write status register/write security register condition) and continuously.

The sequence of issuing RDSCUR instruction is : CS# goes low→sending RDSCUR instruction→Security Register data out on SO→ CS# goes high.

The SIO[3:1] are "don't care".

The definition of the Security Register bits is as below:

**Secured OTP Indicator bit.** The Secured OTP indicator bit shows the secured OTP area is locked by factory or not. When it is "0", it indicates non-factory lock; "1" indicates factory- lock.

**Lock-down Secured OTP (LDSO) bit.** By writing WRSCUR instruction, the LDSO bit may be set to "1" for customer lock-down purpose. However, once the bit is set to "1" (lock-down), the LDSO bit and the 1<sup>st</sup> 4K-bit Secured OTP area cannot be updated any more.

**Program Suspend Status bit.** Program Suspend Bit (PSB) indicates the status of Program Suspend operation. Users may use PSB to identify the state of flash memory. After the flash memory is suspended by Program Suspend command, PSB is set to "1". PSB is cleared to "0" after program operation resumes.

**Erase Suspend Status bit.** Erase Suspend Bit (ESB) indicates the status of Erase Suspend operation. Users may use ESB to identify the state of flash memory. After the flash memory is suspended by Erase Suspend command, ESB is set to "1". ESB is cleared to "0" after erase operation resumes.




**Program Fail Flag bit.** The Program Fail bit shows the status of the last Program operation. The bit will be set to "1" if the program operation failed or the program region was protected. It will be automatically cleared to "0" if the next program operation succeeds. Please note that it will not interrupt or stop any operation in the flash memory.

**Erase Fail Flag bit.** The Erase Fail bit shows the status of last Erase operation. The bit will be set to "1" if the erase operation failed or the erase region was protected. It will be automatically cleared to "0" if the next erase operation succeeds. Please note that it will not interrupt or stop any operation in the flash memory.

**Table 11. Security Register Definition** 

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
Reserved	E_FAIL	P_FAIL	Reserved	ESB (Erase Suspend status)	PSB (Program Suspend status)	LDSO (lock-down 1 <sup>st</sup> 4K-bit Secured OTP)	Secured OTP Indicator bit (2 <sup>nd</sup> 4K-bit Secured OTP)
Reserved	0=normal Erase succeed 1=indicate Erase failed (default=0)	0=normal Program succeed  1=indicate Program failed (default=0)	Reserved	0=Erase is not suspended  1=Erase is suspended (default=0)	0=Program is not suspended 1=Program is suspended (default=0)	0 = not lockdown 1 = lock-down (cannot program/ erase OTP)	0 = nonfactory lock 1 = factory lock
non-volatile bit	volatile bit	volatile bit	volatile bit	volatile bit	volatile bit	non-volatile bit	non-volatile bit
Reserved	Read Only	Read Only		Read Only	Read Only	OTP	Read Only

Figure 33. Read Security Register (RDSCUR) Sequence





### 9-28. Write Security Register (WRSCUR)


The WRSCUR instruction is for changing the values of Security Register Bits. The WREN (Write Enable) instruction is required before issuing WRSCUR instruction. The WRSCUR instruction may change the values of bit1 (LDSO bit) for customer to lock-down the 1<sup>st</sup> 4K-bit Secured OTP area. Once the LDSO bit is set to "1", the 1<sup>st</sup> 4K-bit Secured OTP area cannot be updated any more.

The sequence of issuing WRSCUR instruction is :CS# goes low $\rightarrow$  sending WRSCUR instruction  $\rightarrow$  CS# goes high.

The SIO[3:1] are "don't care".

The CS# must go high exactly at the boundary; otherwise, the instruction will be rejected and not executed.

Figure 34. Write Security Register (WRSCUR) Sequence





## 9-29. Program/Erase Suspend/Resume

The Suspend instruction interrupts a Page Program, Sector Erase, or Block Erase operation to allow access to the memory array. After the program or erase operation has entered the suspended state, the memory array can be read except for the page being programmed or the sector or block being erased ("Table 12. Readable Area of Memory While a Program or Erase Operation is Suspended").

Table 12. Readable Area of Memory While a Program or Erase Operation is Suspended

Suspended Operation	Readable Region of Memory Array
Page Program	All but the Page being programmed
Sector Erase (4KB)	All but the 4KB Sector being erased
Block Erase (32KB)	All but the 32KB Block being erased
Block Erase (64KB)	All but the 64KB Block being erased

When the Serial NOR Flash receives the Suspend instruction, there is a latency of tPSL or tESL ("Figure 36. Suspend to Read/Program Latency") before the Write Enable Latch (WEL) bit clears to "0" and the PSB or ESB sets to "1", after which the device is ready to accept one of the commands listed in "Table 13. Acceptable Commands During Program/Erase Suspend after tPSL/tESL" (e.g. FAST READ). Refer to "Table 18. AC Characteristics" for tPSL and tESL timings. "Table 14. Acceptable Commands During Suspend (tPSL/tESL not required)" lists the commands for which the tPSL and tESL latencies do not apply. For example, RDSR, RDSCUR, RSTEN, and RST can be issued at any time after the Suspend instruction.

Security Register bit 2 (PSB) and bit 3 (ESB) can be read to check the suspend status. The PSB (Program Suspend Bit) sets to "1" when a program operation is suspended. The ESB (Erase Suspend Bit) sets to "1" when an erase operation is suspended. The PSB or ESB clears to "0" when the program or erase operation is resumed.

Table 13. Acceptable Commands During Program/Erase Suspend after tPSL/tESL


		Suspen	d Type
Command Name	Command Code	Program Suspend	Erase Suspend
READ	03h	•	•
FAST READ	0Bh	•	•
DREAD	3Bh	•	•
QREAD	6Bh	•	•
2READ	BBh	•	•
4READ	EBh	•	•
RDSFDP	5Ah	•	•
RDID	9Fh	•	•
REMS	90h	•	•
SBL	C0h	•	•
ENSO	B1h	•	•
EXSO	C1h	•	•
WREN	06h		•
RESUME	7Ah or 30h	•	•
PP	02h		•
4PP	38h		•



Table 14. Acceptable Commands During Suspend (tPSL/tESL not required)

		Suspend Type		
Command Name	Command Code	Program Suspend	Erase Suspend	
WRDI	04h	•	•	
RDSR	05h	•	•	
RDCR 15h		•	•	
RDSCUR	2Bh	•	•	
RES	ABh	•	•	
RSTEN	66h	•	•	
RST	99h	•	•	
NOP	00h	•	•	

Figure 35. Resume to Suspend Latency






### 9-29-1. Erase Suspend to Program

The "Erase Suspend to Program" feature allows Page Programming while an erase operation is suspended. Page Programming is permitted in any unprotected memory except within the sector of a suspended Sector Erase operation or within the block of a suspended Block Erase operation. The Write Enable (WREN) instruction must be issued before any Page Program instruction.

A Page Program operation initiated within a suspended erase cannot itself be suspended and must be allowed to finish before the suspended erase can be resumed. The Status Register can be polled to determine the status of the Page Program operation. The WEL and WIP bits of the Status Register will remain "1" while the Page Program operation is in progress and will both clear to "0" when the Page Program operation completes.

Figure 36. Suspend to Read/Program Latency



Notes:

- 1. Please note that Program only available after the Erase-Suspend operation
- 2. To check suspend ready information, please read security register bit2(PSB) and bit3(ESB)


### 9-30. Program Resume and Erase Resume

The Resume instruction resumes a suspended Page Program, Sector Erase, or Block Erase operation. Before issuing the Resume instruction to restart a suspended erase operation, make sure that there is no Page Program operation in progress.

Immediately after the Serial NOR Flash receives the Resume instruction, the WEL and WIP bits are set to "1" and the PSB or ESB is cleared to "0". The program or erase operation will continue until finished ("Figure 37. Resume to Read Latency") or until another Suspend instruction is received. A resume-to-suspend latency of tPRS or tERS must be observed before issuing another Suspend instruction ("Figure 35. Resume to Suspend Latency").

Please note that the Resume instruction will be ignored if the Serial NOR Flash is in "Performance Enhance Mode". Make sure the Serial NOR Flash is not in "Performance Enhance Mode" before issuing the Resume instruction.

Figure 37. Resume to Read Latency





### 9-31. No Operation (NOP)

The "No Operation" command is only able to terminate the Reset Enable (RSTEN) command and will not affect any other command.

The SIO[3:1] are don't care.

### 9-32. Software Reset (Reset-Enable (RSTEN) and Reset (RST))

The Software Reset operation combines two instructions: Reset-Enable (RSTEN) command and Reset (RST) command. It returns the device to a standby mode. All the volatile bits and settings will be cleared then, which makes the device return to the default status as power on.

To execute Reset command (RST), the Reset-Enable (RSTEN) command must be executed first to perform the Reset operation. If there is any other command to interrupt after the Reset-Enable command, the Reset-Enable will be invalid.


The SIO[3:1] are "don't care".

If the Reset command is executed during program or erase operation, the operation will be disabled, the data under processing could be damaged or lost.

The reset time is different depending on the last operation. Longer latency time is required to recover from a program operation than from other operations.




Figure 38. Software Reset Recovery



Note: Refer to "Table 18. AC Characteristics" for tREADY2 data.

Figure 39. Reset Sequence





### 9-33. High Voltage Operation

The flash device supports High Voltage Operation. This opeartion allows user can have better performance in following Program/Erase operation.

To enable High Voltage Opeartion, WP#/SIO2 need to apply Vhv during whole operation. If the voltage can not sustain in Vhv range, the Program/Erase opeation might be failed. CS# can only go low after tVSL1+tVhv +tVhv2 timing during High Voltage Operation. WP# can only start to go low after whole Erase/Program Operation has been done.

To check the operation status, user may check the status of WIP bit.

Vcc (min. Vcc **GND** GND Vhv (7.5V - 8V) WP# Vcc Vcc **GND** GND Vcc Vcc CS# Standby Mode **GND** GND

Figure 40. High Voltage Operation Diagram

- Note 1: Please note that the CS# can only go low after tVSL1+tVhv +tVhv2 timing during High Voltage Operation.
- **Note 2:** Please note that the WP# can only start to go low after whole Erase/Program Operation has been done. To check the operation status, user may check the status of WIP bit.
- Note 3: tVhv(min.) = 250ns, tVSL 1(min.) = 800us; tVhv2(min.) = 0ns
- **Note 4:** Vhv range is  $7.5V(min.) \le Vhv \le 8V(max.)$
- **Note 5:** The High Voltage Operation can only work during Vcc(min.) ≤ Vcc ≤ 2.7V



## 9-34. Read SFDP Mode (RDSFDP)


The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI.

The sequence of issuing RDSFDP instruction is same as FAST\_READ: CS# goes low—send RDSFDP instruction (5Ah)—send 3 address bytes on SI pin—send 1 dummy byte on SI pin—read SFDP code on SO—to end RDSFDP operation can use CS# to high at any time during data out.

SFDP is a JEDEC Standard, JESD216B.

For SFDP register values detail, please contact local sales channel for Application Note.

Figure 41. Read Serial Flash Discoverable Parameter (RDSFDP) Sequence



## **NB25Q80A**



### 10. POWER-ON STATE

The device is at the following states when power-up:

- Standby mode (please note it is not deep power-down mode)
- Write Enable Latch (WEL) bit is reset

The device must not be selected during power-up and power-down stage until the VCC reaches the following levels:

- VCC minimum at power-up stage and then after a delay of tVSL
- GND at power-down

Please note that a pull-up resistor on CS# may ensure a safe and proper power-up/down level.

An internal power-on reset (POR) circuit may protect the device from data corruption and inadvertent data change during power up state. When VCC is lower than VWI (POR threshold voltage value), the internal logic is reset and the flash device has no response to any command.

For further protection on the device, if the VCC does not reach the VCC minimum level, the correct operation is not guaranteed. The write, erase, and program command should be sent after the below time delay:

- tVSL after VCC reached VCC minimum level

The device can accept read command after VCC reached VCC minimum and a time delay of tVSL. Please refer to the "Figure 49. Power-up Timing".

#### Note:

- To stabilize the VCC level, the VCC rail decoupled by a suitable capacitor close to package pins is recommended. (generally around 0.1uF)
- At power-down stage, the VCC drops below VWI level, all operations are disable and device has no response to any command. The data corruption might occur during this stage if a write, program, erase cycle is in progress.



### 11. ELECTRICAL SPECIFICATIONS

**Table 15. Absolute Maximum Ratings** 

Rating	Value	
Ambient Operating Temperature Industrial grade		-40°C to 85°C
Storage Temperature	-65°C to 150°C	
Applied Input Voltage	-0.5V to VCC+0.5V	
Applied Output Voltage	-0.5V to VCC+0.5V	
VCC to Ground Potential		-0.5V to 4.0V

### NOTICE:

- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only and functional operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.
- 2. Specifications contained within the following tables are subject to change.
- 3. During voltage transitions, all pins may overshoot to VCC+1.0V or -1.0V for period up to 20ns.

Figure 42. Maximum Negative Overshoot Waveform





Figure 43. Maximum Positive Overshoot Waveform



### Table 16. Capacitance

 $TA = 25^{\circ}C, f = 1.0 MHz$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
CIN	Input Capacitance			6	pF	VIN = 0V
COUT	Output Capacitance			8	pF	VOUT = 0V



Figure 44. Input Test Waveforms and Measurement Level




Figure 45. Output Loading





Figure 46. SCLK TIMING DEFINITION





**Table 17. DC Characteristics** 

Symbol	Parameter	Notes	Min.	Тур.	Max.	Units	Test Conditions	
ILI	Input Load Current	1			±2	uA	VCC = VCC Max, VIN = VCC or GND	
ILO	Output Leakage Current	1			±2	uA	VCC = VCC Max, VOUT = VCC or GND	
lwph	Leakage Current while WP# at Vhv				30	uA	VCC < 2.7V	
ISB1	VCC Standby Current	1		10	35	uA	VIN = VCC or GND, CS# = VCC	
ISB2	Deep Power-down Current			0.2	0.6	uA	VIN = VCC or GND, CS# = VCC	
				4.2	6.7	mA	f=108MHz SCLK=0.1VCC/0.9VCC, SO=Open	
1004	V00 P	4		5	10	mA	f=104MHz (2x I/O) SCLK=0.1VCC/0.9VCC, SO=Open	
ICC1	VCC Read	1		4	7	mA	f=33MHz (4x I/O) SCLK=0.1VCC/0.9VCC, SO=Open	
						5	10	mA
ICC2	VCC Program Current (PP)	1		6	12	mA	Program in Progress, CS# = VCC	
ICC3	VCC Write Status Register (WRSR) Current			4	10	mA	Program status register in progress, CS#=VCC	
ICC4	VCC Sector/Block (64K) Erase Current (SE/BE)	1		4	10	mA	Erase in Progress, CS#=VCC	
ICC5	VCC Chip Erase Current (CE)	1		4	10	mA	Erase in Progress, CS#=VCC	
Vhv	High Voltage Applied at WP# pin		7.5		8	V	Test Condition, VCC=2.7V	
VIL	Input Low Voltage		-0.5		0.3VCC	V		
VIH	Input High Voltage		0.7VCC		VCC+0.4	V		
VOL	Output Low Voltage				0.2	V	IOL = 100uA	
VOH	Output High Voltage		VCC-0.2			V	IOH = -100uA	

## Notes:

<sup>1.</sup> Device operation range: 2.3V-3.6V, Typical values at VCC = 3.0V, T = 25。 C. These currents are valid for all product versions (package and speeds).

<sup>2.</sup> Typical value is calculated by simulation.



**Table 18. AC Characteristics** 

Symbol	Alt.	Parameter		Min.	Typ. <sup>(2)</sup>	Max.	Unit
		Clock Frequency for the follo	owing instructions:				
fSCLK	fC		AST_READ, RDSFDP, PP, SE, BE32K, BE, CE, DP, ES, WREN, WRDI, RDID, RDSR, WRSR			108	MHz
fRSCLK	fR	Clock Frequency for READ i	nstructions			50	MHz
(T00) 1/	fT	Clock Frequency for 2READ	/DREAD instructions			104	MHz
fTSCLK	fQ	Clock Frequency for 4READ	/QREAD instructions			104	MHz
f4PP		Clock Frequency for 4PP (Q	uad page program)			104	MHz
		0	Others (fSCLK)	45% x (1/fSCLK)			ns
tCH <sup>(1)</sup>	tCLH	ICIOCK HIGH LIME	Normal Read (fRSCLK)	9			ns
101 (1)	1011		Others (fSCLK)	45% x (1/fSCLK)			ns
tCL <sup>(1)</sup>	tCLL	Clock Low Time	Normal Read (fRSCLK)	9			ns
tCLCH <sup>(8)</sup>		Clock Rise Time (peak to pe		0.1			V/ns
tCHCL <sup>(8)</sup>		Clock Fall Time (peak to pea	k)	0.1			V/ns
tSLCH	tCSS	CS# Active Setup Time (related	tive to SCLK)	5			ns
tCHSL		CS# Not Active Hold Time (r	elative to SCLK)	6			ns
tDVCH	tDSU	Data In Setup Time		2			ns
tCHDX	tDH	Data In Hold Time		4			ns
tCHSH		CS# Active Hold Time (relati	ve to SCLK)	5			ns
tSHCH		CS# Not Active Setup Time (	relative to SCLK)	5			ns
			From Read to next Read	15			ns
tSHSL	tCSH		From Write/Erase/Program to Read Status Register	32			ns
tSHQZ <sup>(8)</sup>	tDIS	Output Disable Time	-			8	ns
tCLQV	4\/	Clock Low to Output Volid	Loading: 30pF			8	ns
ICLQV	tV	Clock Low to Output Valid	Loading: 15pF			6	ns
tCLQX	tHO	Output Hold Time		0			ns
tHLCH		HOLD# Active Setup Time (r	•	10			ns
tCHHH		HOLD# Active Hold Time (re		10			ns
tHHCH		HOLD# Not Active Setup Tin		10			ns
tCHHL		HOLD# Not Active Hold Time	e (relative to SCLK)	10			ns
tHHQX	tLZ	HOLD# to Output Low-Z				10	ns
tHLQZ	tHZ	HOLD# to Output High-Z				10	ns
tWHSL <sup>(3)</sup>		Write Protect Setup Time		10			ns
tSHWL <sup>(3)</sup>		Write Protect Hold Time		10			ns
tDP		CS# High to Deep Power-do	wn Mode			10	us
+DDDD		Delay Time for Release from	Deep Power-Down Mode	30			
tDPDD		once entering Deep Power-D		30			us
tCRDP		CS# Toggling Time before R Down Mode	·	20			ns
tRDP		Recovery Time for Release f mode	rom deep power down	35			us
tW		Write Status Register Cycle			9.5	20	ms
		Reset Recovery time (During	ς,	30			us
		Reset Recovery time (for rea		30			us
		Reset Recovery time (for pro	· · · · · · · · · · · · · · · · · · ·	80			us
tREADY2		Reset Recovery time(for SE	• •	15			ms
l		Reset Recovery time (for BE		15			ms
ı		Reset Recovery time (for Ch	• • •	15			ms
		Reset Recovery time (for WI	RSR operation)	0.1			ms



Symbol	Alt.	Parameter	Min.	Typ. <sup>(2)</sup>	Max.	Unit
tESL <sup>(7)</sup>		Erase Suspend Latency			40	us
tPSL <sup>(7)</sup>		Program Suspend Latency			40	us
tPRS (4)		Latency between Program Resume and next Suspend	0.3			us
tERS (5)		Latency between Erase Resume and next Suspend	0.3			us
tBP		Byte-Program		25	100	us
IDP		Byte-Program (Applied Vhv at WP# pin)		25	100	us
+DD		Page Program Cycle Time		0.8	4	ms
tPP		Page Program Cycle Time (Applied Vhv at WP# pin)		0.56	3.6	ms
tSE		Sector Erase Cycle Time		40	245	ms
ISE		Sector Erase Cycle Time (Applied Vhv at WP# pin)		35	230	ms
*DE20K		Block Erase (32KB) Cycle Time		0.225	1.5	s
tBE32K		Block Erase (32KB) Cycle Time (Applied Vhv at WP# pin)		0.2	1.05	s
4DE		Block Erase (64KB) Cycle Time		0.5	3	s
tBE		Block Erase (64KB) Cycle Time (Applied Vhv at WP# pin)		0.45	2.1	s
+OF		Chip Erase Cycle Time		6	20	s
tCE		Chip Erase Cycle Time (Applied Vhv at WP# pin)		6.5	18	s

#### Notes:

- 1. tCH + tCL must be greater than or equal to 1/ Frequency.
- 2. Typical values given for TA=25. C. Not 100% tested.
- 3. Only applicable as a constraint for a WRSR instruction when SRWD is set at 1.
- 4. Program operation may be interrupted as often as system request. The minimum timing of tPRS must be observed before issuing the next program suspend command. However, in order for an Program operation to make progress, tPRS ≥ 100us must be included in resume-to-suspend loop(s). Not 100% tested.
- 5. Erase operation may be interrupted as often as system request. The minimum timing of tERS must be observed before issuing the next erase suspend command. However, in order for an Erase operation to make progress, tERS ≥ 200us must be included in resume-to-suspend loop(s). The details are described in application notes. Not 100% tested.
- 6. Test condition is shown as "Figure 44. Input Test Waveforms and Measurement Level", "Figure 45. Output Loading".
- 7. Latency time is required to complete Erase/Program Suspend operation until WIP bit is "0".
- 8. The value guaranteed by characterization, not 100% tested in production.




### 12. OPERATING CONDITIONS

### At Device Power-Up and Power-Down

AC timing illustrated in "Figure 47. AC Timing at Device Power-Up" and "Figure 48. Power-Down Sequence" are for the supply voltages and the control signals at device power-up and power-down. If the timing in the figures is ignored, the device will not operate correctly.

During power-up and power-down, CS# needs to follow the voltage applied on VCC to keep the device not to be selected. The CS# can be driven low when VCC reach Vcc(min.) and wait a period of tVSL.

Figure 47. AC Timing at Device Power-Up



Symbol	Parameter	Notes	Min.	Max.	Unit
tVR	VCC Rise Time	1		500000	us/V

### Notes:

- 1. Sampled, not 100% tested.
- 2. For AC spec tCHSL, tSLCH, tDVCH, tCHDX, tSHSL, tCHSH, tSHCH, tCHCL, tCLCH in the figure, please refer to "Table 18. AC Characteristics".



## Figure 48. Power-Down Sequence

During power-down, CS# needs to follow the voltage drop on VCC to avoid mis-operation.





Figure 49. Power-up Timing





## Figure 50. Power Up/Down and Voltage Drop

For Power-down to Power-up operation, the VCC of flash device must below  $V_{PWD}$  for at least tPWD timing. Please check the table below for more detail.




Table 19. Power-Up/Down Voltage and Timing

Symbol	Parameter			Max.	Unit
tVSL	VCC(min.) to device operation		800		us
VWI	Write Inhibit Voltage		1.1	2.1	V
	VCC voltage needed to below V <sub>PWD</sub> for	Deep Power Mode		0.4	V
$V_{PWD}$	ensuring initialization will occur	others		0.9	V
tPWD	The minimum duration for ensuring initialization will occur		300		us

**Note:** These parameters are characterized only.

## **Initial Delivery State**

The device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFh). The Status Register contains 00h (all Status Register bits are 0).



### 13. ERASE AND PROGRAMMING PERFORMANCE

Parameter	Min.	Typ. (1)	Max. (2)	Unit
Write Status Register Cycle Time		9.5	20	ms
Sector Erase Cycle Time (4KB)		38	240	ms
Sector Erase Cycle Time (4KB) (Applied Vhv at WP# pin)		34	210	ms
Block Erase Cycle Time (32KB)		0.225	1.5	S
Block Erase Cycle Time (32KB) (Applied Vhv at WP# pin)		0.2	1.05	s
Block Erase Cycle Time (64KB)		0.45	3	S
Block Erase Cycle Time (64KB) (Applied Vhv at WP# pin)		0.4	2.1	s
Chip Erase Cycle Time		5.6	18	S
Chip Erase Cycle Time (Applied Vhv at WP# pin)		5	16	s
Byte Program Time		30 <sup>(4)</sup>	100	us
Byte Program Time (Applied Vhv at WP# pin)		30	100	us
Page Program Time		0.8(4)	4	ms
Page Program Time (Applied Vhv at WP# pin)		0.56	3.6	ms
Erase/Program Cycle	100,000			cycles

#### Notes


- 1. Typical erase assumes the following conditions: 25。 C, typical operation voltage and all zero pattern.
- 2. Under worst conditions of 85. C and minimum operation voltage.
- 3. System-level overhead is the time required to execute the first-bus-cycle sequence for the programming command.
- 4. Typical program assumes the following conditions: 25. C, typical VCC, and checkerboard pattern.

### 14. LATCH-UP CHARACTERISTICS

	Min.	Max.			
Input Voltage with respect to GND on all power pins, SI, CS#	-1.0V	2 VCCmax			
Input Voltage with respect to GND on SO	-1.0V	VCC + 1.0V			
Current	-100mA	+100mA			
Includes all pins except VCC. Test conditions: VCC = typical operation voltage, one pin at a time.					



### 15. PART NAME DESCRIPTION








## **16. PACKAGE INFORMATION**


# 1). 8-Pin SOP (150mil)

SYMBOL	min(mm)	nom(mm)	max(mm)	SYMBOL	min(mm)	nom(mm)	max(mm)
Α	3.80	3.90	4.00	С	1.35	1.40	1.45
A1	4.80	4.90	5.00	C1	0.67	0.70	0.73
A2	5.80	6.00	6.20	C2	0.00	0.05	0.10
а			0.20	C3	0.17	0.20	0.23
В		3.81		C4	0.40	0.60	0.80
B1		1.27	2	C5	2°	5°	8°
B2	0.35	0.40	0.48	R		12°	
B3	0.90	1.00	1.20	R1		10°	













# 2). 8-Pin SOP (208mil)








## 3). TSSOP8

SYMBOL	min(mm)	nom(mm)	max(mm)	SYMBOL	min(mm)	nom(mm)	max(mm)
Α	2.95	3.00	3.05	B4	0.50	0.60	0.70
A1		0.22		С	0.95	1.00	1.05
A2	0.63	0.65	0.68	C1	0.39	0.44	0.49
В	4.35	4.40	4.45	C2		0.13	
B1	6.30	6.40	6.50	C3	0.05	0.10	0.15
B2	0.90	1.00	1.10	R		12°	
B3			0.15				












## 4). 8-Land USON (2x3mm)





## 17. REVISION HISTORY

Version No	Description	Date
1.0	Initial Release	2024-11-11
1.1	Add package information	2025-01-08