

#### 1 DESCRIPTION

The PCF8563 is a CMOS Real-Time Clock (RTC) and calendar optimized for low power consumption. A programmable clock output, interrupt output, and voltage-low detector are also provided. All addresses and data are transferred serially via a two-line bidirectional I<sup>2</sup>C-bus. Maximum bus speed is 400kbit/s. The register address is incremented automatically after each written or read data byte.

# Jakisem


#### **2 FEATURES**

- Provides year, month, day, weekday, hours, minutes, and seconds based on a 32.768kHz quartz crystal
- Century flag
- Clock operating voltage: 1.2V to 5.5V at room temperature
- Low backup current; typical 0.5μA at V<sub>DD</sub> = 3.0V and T<sub>amb</sub>= 25°C
- 400kHz two-wire I<sup>2</sup>C-bus interface (at V<sub>DD</sub> = 1.8V to 5.5V)
- Programmable clock output for peripheral devices (32.768kHz, 1.024kHz, 32Hz, and 1Hz)
- Alarm and timer functions
- Integrated oscillator capacitor
- Internal Power-On Reset (POR)
- I<sup>2</sup>C-bus slave address: read A3h and write A2h
- Open-drain interrupt pin

#### 3 APPLICATIONS


- Mobile telephones Utility Meters
- Portable instruments
- Electronic metering
- Battery powered products
- CAccess control and attendance machine
- Multi rate electricity meter, IC card water meter

### Block Diagram





#### 4 Pin Configuration and Functions



#### **Pin Functions**

PIN	Name	FUNCTION			
1	OSCI	oscillator input			
2	OSCO	oscillator output			
3	INT	interrupt output (open-drain; active LOW)			
4	VSS	ground			
5	SDA	serial data input and output			
6	SCL	serial clock input			
7	CLKOUT	clock output, open-drain			
8	VDD	supply voltage			

#### **5 Specifications**

#### 5.1 Limiting values

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage	25,	-0.5	+6.5	V
I <sub>DD</sub>	supply current		-50	+50	mA
Vı	input voltage	on pins SCL, SDA, and OSCI	-0.5	+6.5	V
Vo	Output voltage	on pins CLKOUT and INT	-0.5	+6.5	V
) <sub>[1</sub>	input current	at any input	-10	+10	mA
Io	output current	at any output	-10	+10	mA
$P_{tot}$	total power dissipation		-	300	mW
.,	electrostatic discharge	HBM [1]	-	±4000	V
$V_{ESD}$	voltage	CDM [2]	-	±1000	V
I <sub>lu</sub>	latch-up current	[3]	-	200	mA
$T_{stg}$	storage temperature	33	-55	125	°C
$T_{amb}$	ambient temperature	operating device	-40	+85	°C

<sup>[1]</sup> Pass level; Human Body Model (HBM), according to "JESD22-A114".

<sup>[2]</sup> Pass level; Charged-Device Model (CDM), according to "JESD22-C101" .

<sup>[3]</sup> Pass level; latch-up testing according to "JESD78" at maximum ambient temperature (T<sub>amb(max)</sub>).



#### **5.2 Static Characteristics**

 $(V_{DD}=1.8V \text{ to } 5.5V; V_{SS}=0V; T_{amb}=-40^{\circ}\text{C to } +85^{\circ}\text{C}; f_{osc}=32.768 \text{kHz}; quartz R_{s}=40 \text{k}\Omega; C_{L}=8 \text{pF}; unless otherwise specified.})$ 

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS		
Supplies	clillo				.(6)			
	2	interface inactive; $f_{SCL} = OHz; T_{amb} = 25^{\circ}C^{[1]}$	1.2	-	5.5			
V <sub>DD</sub> su	supply voltage	interface active; $f_{SCL} = 400 \text{kHz}^{[1]}$	1.8	<u></u>	5.5	V		
		clock data integrity; T <sub>amb</sub> = 25°C	1.2	-	5.5			
		interface active						
		f <sub>SCL</sub> = 400kHz	-	-	800	μΑ		
		f <sub>SCL</sub> = 100kHz	-	-	200	μΑ		
		interface inactive (f <sub>SCL</sub> = 0 Hz); CLKOUT of	disabled; T <sub>amb</sub> :	= 25°C <sup>[2]</sup>				
	1211	V <sub>DD</sub> =5.0V	-	500	800	nA		
		V <sub>DD</sub> =3.0V	-	400	650	nA		
		V <sub>DD</sub> =2.0V	-	400	600	nA		
		interface inactive ( $f_{SCL} = 0Hz$ ); CLKOUT disabled; $T_{amb} = -40$ °C to $+85$ °C <sup>[2]</sup>						
25.		V <sub>DD</sub> =5.0V	(-)	700	950	nA		
$I_{DD}$	supply current	V <sub>DD</sub> =3.0V	2.	600	900	nA		
100	supply current	V <sub>DD</sub> =2.0V	-	550	850	nA		
		interface inactive (f <sub>SCL</sub> = 0Hz); CLKOUT e	25°C <sup>[2]</sup>					
	25,	V <sub>DD</sub> =5.0V	-	750	1600	nA		
		V <sub>DD</sub> =3.0V	-	650	1000	nA		
		V <sub>DD</sub> =2.0V	-	600	800	nA		
		interface inactive (f <sub>SCL</sub> = 0Hz); CLKOUT e	nabled at 32k	Hz; T <sub>amb</sub> = -	40°C to +8	5°C <sup>[2]</sup>		
		V <sub>DD</sub> =5.0V	6	1000	1700	nA		
		V <sub>DD</sub> =3.0V	,	850	1100	nA		
		V <sub>DD</sub> =2.0V	-	750	900	nA		
nputs								
VIL	LOW-level input voltage	12/11/11	Vss	-	0.3V <sub>DD</sub>	V		
$V_{IH}$	HIGH-level input voltage		-	$V_{DD}$	V			
lu	input leakage current	CE.	-1	0	+1	μΑ		
Cı	input capacitance	$V_1 = V_{DD}$ or $V_{SS}^{[3]}$	-6	-	7	pF		



#### Static Characteristics(continued)

 $(V_{DD}=1.8V \text{ to } 5.5V; V_{SS}=0V; T_{amb}=-40^{\circ}\text{C to } +85^{\circ}\text{C}; f_{osc}=32.768 \text{ kHz}; quartz R_{s}=40\text{k}\Omega; C_{L}=8\text{pF}; unless otherwise specified.})$ 

Outputs	167	· CEIII				
	(2)	output sink current; V <sub>OL</sub> = 0.4V; V <sub>DD</sub> = 5V			"(2)	
	LOW-level	on pin SDA	3	-	(2)	mA
output current	on pin $\overline{\text{INT}}$	1	-	5 -	mA	
		on pin CLKOUT	1	-	-	mA
ILO	output leakage current	$V_O = V_{DD}$ or $V_{SS}$	-1	0	+1	μА
Voltage d	etector	25.	(2)			
$V_{\text{low}}$	low voltage	$T_{amb} = 25^{\circ}C$ ; sets bit VL; see <u>Figure 7</u>	-	0.9	1.0	V

<sup>[1]</sup> For reliable oscillator start-up at power-up:  $V_{DD(min)power-up} = V_{DD(min)} + 0.3 \text{ V}$ .

#### 5.3 Dynamic Characteristics

 $(V_{DD}=1.8V~to~5.5V;~V_{SS}=0V;~T_{amb}=-40^{\circ}C~to~+85^{\circ}C;~f_{osc}=32.768kHz;~quartz~R_{s}=40k\Omega;~C_{L}=8pF;~unless~otherwise~specified.)$ 

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Oscillator						
Cosco	capacitance on pin OSCO	0,	10	20	30	рF
$\Delta f_{osc}/f_{osc}$	relative oscillator frequency variation	$\Delta V_{DD} = 200 \text{mV}; T_{amb} = 25^{\circ}\text{C}$	-	0.2	-	ppm
Quartz crystal par	ameters (f = 32.768 kHz)	~(`)				
R <sub>s</sub> series resistance			-	-	100	kΩ
$C_L$	load capacitance	Parallel <sup>[1]</sup>	7	-	12.5	pF
$C_{trim}$	trimmer capacitance	external;on pin OSCI	5	-	25	pF
CLKOUT output	· _					
$\delta_{CLKOUT}$	duty cycle on pin CLKOUT	[2]	-	50	-	%
I <sup>2</sup> C-bus timing cha	racteristics (see <u>Figure 1</u> ) <sup>[3</sup>	3[4]		5		
f <sub>SCL</sub>	SCL clock frequency	[5]	2	-	400	kHz
t <sub>HD</sub> ; STA	hold time (repeated) START condition		0.6	-	-	μs
t <sub>su</sub> ; STA	set-up time for a repeated START condition	Cher	0.6	-	-31	μs
t <sub>LOW</sub>	LOW period of the SCL clock		1.3	-	2	μs
t <sub>HIGH</sub>	HIGH period of the SCL clock	.SE	0.6	-	-	μs
rise time of both SDA		standard-mode	-6	P-	1	μs
t <sub>r</sub>	and SCL signals	fast-mode		_	0.3	μs

<sup>[2]</sup> Timer source clock = 1/60 Hz, level of pins SCL and SDA is  $V_{DD}$  or  $V_{SS}$ .

<sup>[3]</sup> Tested on sample basis.

#### **Dynamic Characteristics(continued)**

 $(V_{DD}=1.8V \text{ to } 5.5V; V_{SS}=0V; T_{amb}=-40^{\circ}\text{C to } +85^{\circ}\text{C}; f_{osc}=32.768 \text{kHz}; quartz R_{s}=40 \text{k}\Omega; C_{L}=8 \text{pF}; unless otherwise specified.})$ 

$t_f$	fall time of both SDA and SCL signals	, CELINI	-	-	0.3	μs
t <sub>BUF</sub>	bus free time between a STOP and START condition	BILL	1.3	-	CIL	μs
C <sub>b</sub>	capacitive load for each bus line		-	\-\-	400	pF
t <sub>su</sub> ; DAT	data set-up time		100	-	-	ns
t <sub>HD</sub> ; DAT	data hold time	8.	0	-	-	ns
t <sub>SU</sub> ; STO set-up time for STOP condition		///	0.6	-	-	μs
t <sub>w(spike)</sub>	spike pulse width	on bus	-	-	50	ns

- [1]  $C_L$  is a calculation of  $C_{trim}$  and  $C_{OSCO}$  in series:  $C_L = \frac{(C_{trim} * C_{OSCO})}{(C_{trim} + C_{OSCO})}$
- [2] Unspecified for  $f_{CLKOUT} = 32.768 \text{ kHz}$ .
- [3] All timing values are valid within the operating supply voltage at ambient temperature and referenced to  $V_{IL}$  and  $V_{IH}$  with an input voltage swing of  $V_{SS}$  to  $V_{DD}$ .
- [4] I<sup>2</sup>C-bus access time between two STARTs or between a START and a STOP condition to this device must be less than one second.

#### 5.4 Typical Characteristics




Fig 1. I<sup>2</sup>C-bus timing waveforms



#### **6 Functional Description**

The PCF8563 contains sixteen 8-bit registers with an auto-incrementing register address, an on-chip 32.768 kHz oscillator with one integrated capacitor, a frequency divider which provides the source clock for the Real-Time Clock (RTC) and calendar, a programmable clock output, a timer, an alarm, a voltage-low detector, and a 400 kHz I<sup>2</sup>C-bus interface.

All 16 registers are designed as addressable 8-bit parallel registers although not all bits are implemented. The first two registers (memory address 00h and 01h) are used as control and/or status registers. The memory addresses 02h through 08h are used as counters for the clock function (seconds up to years counters). Address locations 09h through 0Ch contain alarm registers which define the conditions for an alarm. Address 0Dh controls the CLKOUT output frequency. 0Eh and 0Fh are the Timer control and Timer registers, respectively.

The Seconds, Minutes, Hours, Days, Months, Years as well as the Minute\_alarm, Hour\_alarm, and Day\_alarm registers are all coded in Binary Coded Decimal (BCD) format.

When one of the RTC registers is written or read, the contents of all time counters are frozen. Therefore, faulty writing or reading of the clock and calendar during a carry condition is prevented.

#### 6.1 CLKOUT output

A programmable square wave is available at the CLKOUT pin. Operation is controlled by the register CLKOUT control at address 0Dh. Frequencies of 32.768kHz (default), 1.024kHz, 32Hz, and 1Hz can be generated for use as a system clock, microcontroller clock, input to a charge pump, or for calibration of the oscillator. CLKOUT is an open drain output and enabled at power-on. If disabled it becomes high-impedance.

#### 6.2 Register organization

#### Table 1. Formatted registers overview

Bit positions labelled as x are not relevant. Bit positions labelled with N should always be written with logic 0; if read they could be either logic 0 or logic 1. After reset, all registers are set according to Table 24.

A -1 -1	B!-t	Bit							
Address	Register name	7	6	5	4	3	2	1	0
Control ar	d status registers								
00h	Control_status_1	TEST1	N	STOP	N	TESTC	N	N	N
01h	Control_status_2	N	N	N	TI_TP	AF	TF	AIE	TIE
Time and	date registers				2				(5)
02h	VL_seconds	VL	SECON	DS (0 to 59)					
03h	Minutes	x	MINUT	ES (0 to 59)					
04h	Hours	x	x	HOURS	(0 to 23)		~(0)		
05h	Days	x	X	DAYS (1	to 31)		4/12		
06h	Weekdays	x	X	x	x	x	WEEKDA	YS (0 to 6)	)
07h	Century_months	С	X	x	MONTH	S (1 to 12)			
08h	Years	YEARS (0 to	99)						
Alarm reg	isters								
09h	Minute_alarm	AE_M	MINUT	E_ALARM (0	) to 59)				
0Ah	Hour_alarm	AE_H	X	HOUR_A	ALARM (0 to	23)			
0Bh	Day_alarm	AE_D	X	DAY_AL	ARM (1 to 3	31)			/2).
0Ch	Weekday_alarm	AE_W	X	x	x	x	WEEKDA	Y_ALARM	(0 to 6)
CLKOUT co	ontrol register								
0Dh	CLKOUT_control	FE	X	x	x	x	x	FD[1:0]	
Timer regi	sters								
0Eh	Timer_control	TE	X	x	x	x	x	TD[1:0]	
0Fh	Timer	TIMER[7:0]					9		

#### 6.3 Control registers

#### 6.3.1 Register Control\_status\_1

Table 2. Control\_status\_1 - control and status register 1 (address 00h) bit description

Bit	Symbol	Value	Description	Reference
7	7 TEST1 0 <sup>[1]</sup>		normal mode must be set to logic 0 during normal operations	Section 6.9
		1	EXT_CLK test mode	
6	N	0 <sup>[2]</sup>	unused	
0[1		0 <sup>[1]</sup>	RTC source clock runs	
5 STOP	1	all RTC divider chain flip-flops are asynchronously set to logic 0; the RTC clock is stopped (CLKOUT at 32.768 kHz is still available)	Section 6.10	
4	N	0 <sup>[2]</sup>	unused	
3	TESTC	0	Power-On Reset (POR) override facility is disabled; set to logic 0 for normal operation	Section 6.11.1
		1[1]	Power-On Reset (POR) override may be enabled	
2 to 0	N	000 <sup>[2]</sup>	unused	6

<sup>[1]</sup> Default value.

#### 6.3.2 Register Control\_status\_2

Table 3. Control\_status\_2 - control and status register 2 (address 01h) bit description

Bit	Symbol	Value	Description	Reference
7 to 5	N	000 <sup>[1]</sup>	unused	
		0 <sup>[2]</sup>	INT is active when TF is active (subject to the status of TIE)	6 6224
4 TI_TP 1		1	INT pulses active according to <u>Table 4</u> (subject to the status of TIE);  Remark: note that if AF and AIE are active then INT will be permanently active	And Section 6.8
		0 <sup>[2]</sup>	read: alarm flag inactive	
2	45	Ot-3	write: alarm flag is cleared	(5)
3	AF	1	read: alarm flag active	
		1	write: alarm flag remains unchanged	
	5	0 <sup>[2]</sup>	read: timer flag inactive	
,(5)	T-F	0:-3	write: timer flag is cleared	
2	TF	1	read: timer flag active	<u>Section 6.3.2.1</u>
		1	write: timer flag remains unchanged	
1	ALE	O <sup>[2]</sup>	alarm interrupt disabled	
1	AIE	1	alarm interrupt enabled	
^	TIE	0 <sup>[2]</sup>	timer interrupt disabled	
0	TIE 1		timer interrupt enabled	


<sup>[1]</sup> Bits labeled as N should always be written with logic 0.

<sup>[2]</sup> Bits labeled as N should always be written with logic 0.

<sup>[2]</sup> Default value.

#### 6.3.2.1 Interrupt output

**Bits TF and AF:** When an alarm occurs, AF is set to logic 1. Similarly, at the end of a timer countdown, TF is set to logic 1. These bits maintain their value until overwritten using the interface. If both timer and alarm interrupts are required in the application, the source of the interrupt can be determined by reading these bits. To prevent one flag being overwritten while clearing another, a logic AND is performed during a write access.



When bits TIE and AIE are disabled, pin INT will remain high-impedance.

Fig 6. Interrupt scheme

**Bits TIE and AIE:** These bits activate or deactivate the generation of an interrupt when TF or AF is asserted, respectively. The interrupt is the logical OR of these two conditions when both AIE and TIE are set. **Countdown timer interrupts:** The pulse generator for the countdown timer interrupt uses an internal clock and is dependent on the selected source clock for the countdown timer and on the countdown value n. As a consequence, the width of the interrupt pulse varies (see <u>Table 4</u>).

Table 4. INT operation (bit TI_TP = 1)[1]	J
---	---

6 1 1 (11)	INT period (s)			
Source clock (Hz)	n=1 <sup>[2]</sup>	n>1 <sup>[2]</sup>		
4096	1/8192	1/4096		
64	1/128	1/64		
1	1/64	1/64		
1/60	1/64	1/64		

<sup>[1]</sup> TF and INT become active simultaneously. Default value.

#### 6.4 Time and date registers

The majority of the registers are coded in the BCD format to simplify application use.

#### 6.4.1 Register VL\_seconds

Table 5. VL\_seconds - seconds and clock integrity status register (address 02h) bit description

Bit	Symbol	Value	Place value	Description
7	VI	0		clock integrity is guaranteed
	VL	<b>1</b> <sup>[1]</sup>	-C	integrity of the clock information is not guaranteed
6 to 4	CECONIDO	0 to 5	ten's place	a trade a south and a disc DCD format and Table C
3 to 0	SECONDS	0 to 9	unit place	actual seconds coded in BCD format, see <u>Table 6</u>

<sup>[1]</sup> Start-up value.

<sup>[2]</sup> n = loaded countdown value. Timer stops when n = 0.

		Table 6. Sec	onas coaea ii	1 BCD forma	τ		
Seconds value	Upper-digit (ten's place)			Digit (unit place)			
(decimal)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00	0	0	0	0	0	0	0
01	0	0	0	0	0	0	1
02	0	0	0	0	0	1	0
	:	:	:	:	:	:	:
09	0	0	0	1	0	0	1
10	0	0	1	0	0	0	0
:	:	(6)!	:	:		:	:
58	1	0	1	1	0	0	0
59	1	0	1	1	0	0	1

Table 6. Seconds coded in BCD format

#### 6.4.1.1 Voltage-low detector and clock monitor

The PCF8563 has an on-chip voltage-low detector (see <u>Figure 7</u>). When V  $_{DD}$  drops below  $V_{low}$ , bit VL in the VL\_seconds register is set to indicate that the integrity of the clock information is no longer guaranteed. The VL flag can only be cleared by using the interface.




Fig 7. Voltage-low detection

The VL flag is intended to detect the situation when  $V_{DD}$  is decreasing slowly, for example under battery operation. Should the oscillator stop or  $V_{DD}$  reach  $V_{low}$  before power is re-asserted, then the VL flag is set. This will indicate that the time may be corrupted.

#### 6.4.2 Register Minutes

Table 7. Minutes - minutes register (address 03h) bit description

Bit	Symbol	Value	Place value	Description
7		-	-	unused
6 to 4	A MAIL ITEC	0 to 5	ten's place	
3 to 0	MINUTES	0 to 9	unit place	actual minutes coded in BCD format

#### **6.4.3 Register Hours**

Table 8. Hours - hours register (address 04h) bit description

Bit	Symbol	Value	Place value	Description
7 to 6	-	-	-	unused
5 to 4	HOURS	0 to 2	ten's place	and the second of the population of the second
3 to 0	HOURS	0 to 9	unit place	actual hours coded in BCD format

#### 6.4.4 Register Days

Table 9. Days - days register (address 05h) bit description

Bit	Symbol	Value	Place value	Description
7 to 6	-	-	()-	unused
5 to 4	DAYS <sup>[1]</sup>	0 to 3	ten's place	actual day coded in BCD format
3 to 0		0 to 9	unit place	

<sup>[1]</sup> The BM85163 compensates for leap years by adding a 29th day to February if the year counter contains a value which is exactly divisible by 4, including the year 00.

#### 6.4.5 Register Weekdays

Table 10. Weekdays - weekdays register (address 06h) bit description

Bit	Symbol	Value	Description
7 to 3	-	-	unused
2 to 0	WEEKDAYS	0 to 6	actual weekday values, see <u>Table 11</u>

Table 11. Weekday assignments

D[1]	Bit						
Day <sup>[1]</sup>	2	1	0				
Sunday							
Monday	0	0	1				
Tuesday	0	1	0				
Wednesday	0	1	1				
Thursday	1	0	0				
Friday	1	0	1				
Saturday	1	1	0				

<sup>[1]</sup> Definition may be re-assigned by the user.

#### 6.4.6 Register Century\_months

Table 12. Century\_months - century flag and months register (address 07h) bit description

Bit	Symbol	Value	Place value	Description
7	C <sup>[1]</sup>	0 <sup>[2]</sup>	-	indicates the century is x
_ ′	Crai	1	-	indicates the century is x + 1
6 to 5	-	<b>5</b> -	-	unused
4	MONTHS	0 to 1	ten's place	and the last and the DCD formation. Table 13
3 to 0	MONTHS	0 to 9	unit place	actual month coded in BCD format, see <u>Table 13</u>

<sup>[1]</sup> This bit may be re-assigned by the user.

<sup>[2]</sup> This bit is toggled when the register Years overflows from 99 to 00.



Table 13. Month assignments in BCD format

Month	Upper-digit (ten's place)	Digit (unit place)						
	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
January	0	0	0	0	1			
February	0	0	0	1	0			
March	0	0	0	1	1			
April	0	0	1	0	0			
May	0	0	1	0	1			
June	0	0	1	1	0			
July	0	0	1	1	1			
August	0	1	0	0	0			
September	0	1	0	0	1			
October	1	0	0	0	0			
November	1	0	0	0	1			
December	1	0	0	1	0			

#### 6.4.7 Register Years

Table 14. Years - years register (08h) bit description

	on, are accompany			
Bit	Symbol	Value	Place value	Description
7 to 4	YEARS	0 to 9	ten's place	actual year coded in BCD format <sup>[1]</sup>
3 to 0		0 to 9	unit place	, CM

<sup>[1]</sup> When the register Years overflows from 99 to 00, the century bit C in the register Century\_months is toggled.

#### 6.5 Setting and reading the time

Figure 8 shows the data flow and data dependencies starting from the 1Hz clock tick.



Fig 8. Data flow for the time function

During read/write operations, the time counting circuits (memory locations 02h through 08h) are blocked. This prevents

- Faulty reading of the clock and calendar during a carry condition
- Incrementing the time registers, during the read cycle

After this read/write access is completed, the time circuit is released again and any pending request to increment the time counters that occurred during the read access is serviced. A maximum of 1 request can be stored; therefore, all accesses must be completed within 1 second (see Figure 9).




Fig 9. Access time for read/write operations

As a consequence of this method, it is very important to make a read or write access in one go, that is, setting or reading seconds through to years should be made in one single access. Failing to comply with this method could result in the time becoming corrupted.

As an example, if the time (seconds through to hours) is set in one access and then in a second access the date is set, it is possible that the time may increment between the two accesses. A similar problem exists when reading. A roll over may occur between reads thus giving the minutes from one moment and the hours from the next.

Recommended method for reading the time:

- 1. Send a START condition and the slave address for write (A2h).
- 2. Set the address pointer to 2 (VL seconds) by sending 02h.
- 3. Send a RESTART condition or STOP followed by START.
- 4. Send the slave address for read (A3h).
- 5. Read VL seconds.
- 6. Read Minutes.

- 7. Read Hours.
- 8. Read Days.
- 9. Read Weekdays.
- 10. Read Century\_months.
- 11. Read Years.
- 12. Send a STOP condition.

#### 6.6 Alarm registers

#### 6.6.1 Register Minute\_alarm

Table 15. Minute\_alarm - minute alarm register (address 09h) bit description

Bit	Symbol	Value	Place value	Description
5 .	A.F. A.4	0	-	minute alarm is enabled
/	AE_M	1 <sup>[1]</sup>	-	minute alarm is disabled
6 to 4		0 to 5	ten's place	and the state of the state of the BCD forms to
3 to 0	MINUTE_ALARM	0 to 9	unit place	minute alarm information coded in BCD format

<sup>[1]</sup> Default value.

#### 6.6.2 Register Hour\_alarm

Table 16. Hour\_alarm - hour alarm register (address 0Ah) bit description

Bit	Symbol	Value	Place value	Description	
<b>,</b> d	7 AE_H	0	-	hour alarm is enabled	
		1[1]	-	hour alarm is disabled	
6	-		-	unused	
5 to 4	HOUR_ALARM	0 to 2	ten's place	have alone information and dis BCD format	
3 to 0		0 to 9	unit place	hour alarm information coded in BCD format	

<sup>[1]</sup> Default value.

#### 6.6.3 Register Day\_alarm

Table 17. Day\_alarm - day alarm register (address 0Bh) bit description

Bit	Symbol	Value	Place value	Description
_	AE_D	0	-	day alarm is enabled
_ ′		1[1]	-	day alarm is disabled
6	, ·	- (	-	unused
5 to 4	∃ DAY ALARM	0 to 3	ten's place	developed in factors that and a district DCD formats
3 to 0		0 to 9	unit place	day alarm information coded in BCD format

<sup>[1]</sup> Default value.

#### 6.6.4 Register Weekday\_alarm

Table 18. Weekday alarm - weekday alarm register (address 0Ch) bit description

Bit	Symbol	Value	Description			
7	A.F. 14/	0	weekday alarm is enabled			
/	AE_W 1[1]		weekday alarm is disabled			
6 to 3		-	unused			
2 to 0	WEEKDAY_ALARM	0 to 6	weekday alarm information			

<sup>[1]</sup> Default value.

#### 6.6.5 Alarm flag


By clearing the alarm enable bit (AE\_x) of one or more of the alarm registers, the corresponding alarm condition(s) are active. When an alarm occurs AF is set to logic 1. The asserted AF can be used to generate an interrupt ( $\overline{\rm INT}$ ). The AF



is cleared using the interface.

The registers at addresses 09h through 0Ch contain alarm information. When one or more of these registers is loaded with minute, hour, day or weekday, and its corresponding AE\_x is logic 0, then that information is compared with the current minute, hour, day, and weekday. When all enabled comparisons first match, the alarm flag (AF in register Control 2) is set to logic 1.

The generation of interrupts from the alarm function is controlled via bit AIE. If bit AIE is enabled, the  $\overline{\rm INT}$  pin follows the condition of bit AF. AF will remain set until cleared by the interface. Once AF has been cleared, it will only be set again when the time increments to match the alarm condition once more. Alarm registers which have their AE\_x bit at logic 1 are ignored.



(1) Only when all enabled alarm settings are matching. It's only on increment to a matched case that the alarm flag is set, see <u>Section 6.6.5</u>. Fig 10. Alarm function block diagram

#### ,

#### 6.7 Register CLKOUT\_control and clock output

Frequencies of 32.768kHz (default), 1.024kHz, 32Hz, and 1Hz can be generated for use as a system clock, microcontroller clock, input to a charge pump, or for calibration of the oscillator.

Table 19. CLKOUT_control - CLKOUT control register (address 0Dh) bit description							
Bit	Symbol	Value	Description				
7 FE		0	the CLKOUT output is inhibited and CLKOUT output is set high-impedance				
	23	1[1]	the CLKOUT output is activated				
6 to 2	- 6	-	unused				
	clille		frequency output atpin CLKOUT				
	25	00 <sup>[1]</sup>	32.768 kHz				
1 to 0	FD[1:0]	01	1.024 kHz				
		10	32 Hz				
		11	1 Hz				

[1] Default value.

#### 6.8 Timer function

The 8-bit countdown timer at address 0Fh is controlled by the Timer\_control register at address 0Eh. The Timer\_control register determines one of 4 source clock frequencies for the timer (4096 Hz, 64 Hz, 1 Hz, or 1/60 Hz), and enables or disables the timer. The timer counts down from a software-loaded 8-bit binary value. At the end of



every countdown, the timer sets the timer flag TF. The TF may only be cleared by using the interface. The asserted TF can be used to generate an interrupt on pin  $\overline{\text{INT}}$ . The interrupt may be generated as a pulsed signal every countdown period or as a permanently active signal which follows the state of TF. Bit TI\_TP is used to control this mode selection. When reading the timer, the current countdown value is returned.

#### 6.8.1 Register Timer\_control

Table 20. Timer\_control - timer control register (address 0Eh) bit description

Bit	Symbol	Value	Description
-	TE	0 <sup>[1]</sup>	timer is disabled
	TE	1	timer is enabled
6 to 2	-	c-1111-	unused
		25	timer source clock frequency select <sup>[2]</sup>
		00	4.096kHz
1 to 0	TD[1:0]	01	64Hz
		10	1Hz
		11 <sup>[2]</sup>	1/60Hz

<sup>[1]</sup> Default value.

#### 6.8.2 Register Timer

Table 21. Timer - timer value register (address 0Fh) bit description

Bit	Symbol	Value	Description
		25	countdown period in seconds:
7 to 0	TIMER[7:0]	00h to FFh	$CountdownPeriod = \frac{n}{SourceClockFrequency}$
			where n is the countdown value

Table 22. Timer register bits value range

Bit							
7 6	5	4	3	2	1	0	
128 64	32	16	8	4	2	1	

The register Timer is an 8-bit binary countdown timer. It is enabled and disabled via the Timer\_control register bit TE. The source clock for the timer is also selected by the Timer\_control register. Other timer properties such as interrupt generation are controlled via the register Control\_status\_2.

For accurate read back of the countdown value, it is recommended to read the register twice and check for consistent results, since it is not possible to freeze the countdown timer counter during read back.

#### 6.9 EXT CLK test mode

A test mode is available which allows for on-board testing. In such a mode it is possible to set up test conditions and control the operation of the RTC.

The test mode is entered by setting bit TEST1 in register Control\_status\_1. Then pin CLKOUT becomes an input. The test mode replaces the internal 64 Hz signal with the signal applied to pin CLKOUT. Every 64 positive edges applied to pin CLKOUT will then generate an increment of one second.

The signal applied to pin CLKOUT should have a minimum pulse width of 300 ns and a maximum period of 1000 ns. The internal 64 Hz clock, now sourced from CLKOUT, is divided down to 1 Hz by a 2<sup>6</sup> divide chain called a prescaler. The prescaler can be set into a known state by using bit STOP. When bit STOP is set, the prescaler is reset to 0 (STOP must be cleared before the prescaler can operate again).

<sup>[2]</sup> These bits determine the source clock for the countdown timer; when not in use, TD[1:0] should be set to 1/60 Hz for power saving.



From a STOP condition, the first 1 second increment will take place after 32 positive edges on CLKOUT. Thereafter, every 64 positive edges will cause a one-second increment.

**Remark:** Entry into EXT\_CLK test mode is not synchronized to the internal 64 Hz clock. When entering the test mode, no assumption as to the state of the prescaler can be made.

#### 6.9.1 Operation example:

- 1. Set EXT\_CLK test mode (Control\_status\_1, bit TEST1 = 1).
- 2. Set STOP (Control\_status\_1, bit STOP = 1).
- 3. Clear STOP (Control\_status\_1, bit STOP = 0).
- 4. Set time registers to desired value.
- 5. Apply 32 clock pulses to CLKOUT.
- 6. Read time registers to see the first change.
- 7. Apply 64 clock pulses to CLKOUT.
- 8. Read time registers to see the second change.

Repeat steps 7 and 8 for additional increments.

#### 6.10 STOP bit function

The function of the STOP bit is to allow for accurate starting of the time circuits. The STOP bit function will cause the upper part of the prescaler ( $F_2$  to  $F_{14}$ ) to beheld in reset and thus no 1 Hz ticks will be generated (see <u>Figure 11</u>). The time circuits can then be set and will not increment until the STOP bit is released (see <u>Figure 12</u> and <u>Table 23</u>).




Fig 11. STOP bit functional diagram

The STOP bit function will not affect the output of 32.768 kHz on CLKOUT, but will stop the generation of 1.024 kHz, 32 Hz, and 1 Hz.

The lower two stages of the prescaler ( $F_0$  and  $F_1$ ) are not reset; and because the  $I^2$ C-bus is asynchronous to the crystal oscillator, the accuracy of re-starting the time circuits will be between zero and one 8.192 kHz cycle (see <u>Figure 12</u>).




Fig 12. STOP bit release timing



Table 23. First increment of time circuits after STOP bit release

Bit STOP	Prescaler bits F <sub>0</sub> F <sub>1</sub> -F <sub>2</sub> to F <sub>14</sub>	1 H	z tick	Time hh:mm:ss	Comment
Clock	is running normally			1,6	Y
0	01-0 0001 1101 0100			12:45:12	prescaler counting normally
STOP	bit is activated by user.	F <sub>0</sub> F <sub>1</sub> are not	t reset and v	alues cannot	t be predicted externally
1	XX-0 0000 0000 0000			12:45:12	prescaler is reset; time circuits are frozen
New	time is set by user				
1	XX-0 0000 0000 0000		S	08:00:00	prescaler is reset; time circuits are frozen
STOP	bit is released by user	c			
	XX-0 0000 0000 0000			08:00:00	prescaler is now running
	XX-1 0000 0000 0000	7935		08:00:00	-
	XX-0 0000 0000 0000	0 0.50	0.507813 to 0.507935 s	08:00:00	
	XX-1 0000 0000 0000	7813 t	1	08:00:00	<
	: -	0.50		:	<b>3</b>
	11-1 1111 1111 1110	1		08:00:00	-
	00-0 0000 0000 0001		_	08:00:01	$0 \ to \ 1$ transition of $F_{14}$ increments the time circuits
0	10-0 0000 0000 0001			08:00:01	-
0		s 00 s		:	:
	11-1 1111 1111 1111	1.000000 s		08:00:01	-
P	00-0 0000 0000 0000	"		08:00:01	-
	10-0 0000 0000 0000	3	1-	08:00:01	- "
	:			:	:
	11-1 1111 1111 1110	<u> </u>	╌┡┑	08:00:01	
	00-0 0000 0000 0001			08:00:02	0 to 1 transition of $F_{14}$ increments the time circuits

<sup>[1]</sup> F<sub>0</sub> is clocked at 32.768 kHz.

The first increment of the time circuits is between 0.507813 s and 0.507935 s after STOP bit is released. The uncertainty is caused by the prescalerbits  $F_0$  and  $F_1$  not being reset (see <u>Table 23</u>) and the unknown state of the 32 kHz clock.

#### 6.11 Reset

The PCF8563 includes an internal reset circuit which is active whenever the oscillator is stopped. In the reset state the  $I^2C$ -bus logic is initialized including the address pointer and all registers are set according to <u>Table 24</u>.  $I^2C$ -bus communication is not possible during reset.

Table 24. Register reset value<sup>[1]</sup>


	Danistau wawa -	Bit							-///
Address	Register name	7	6	5	4	3	2	1	0
00h	Control_status_1	0	0	0	0	1	0	0	0
01h	Control_status_2	0	0	0	0	0	0	0	0
02h	VL_seconds	1	x	X	x	x	X	x	х
03h	Minutes	x	x	X	х	x	x	x	X
04h	Hours	x	x	X	х	x	x	x	X
05h	Days	x	x	х	х	X	x	x	X
06h	Weekdays	x	x	x	x	X	x	x	X
07h	Century_months	x	x	X	х	X	x	x	x
08h	Years	x	x	X	х	X	x	x	X
09h	Minute_alarm	1	x	x	х	X	x	x	X
0Ah	Hour_alarm	1	X	x	х	X	x	x	X
0Bh	Day_alarm	1	x	x	х	X	X	x	X
0Ch	Weekday_alarm	1	x	x	х	X	x	x	X
0Dh	CLKOUT_control	1	x	x	х	x	x	0	0
0Eh	Timer_control	0	x	x	х	X	х	1	1
0Fh	Timer	X	x	x	x	x	x	x	X

<sup>[1]</sup> Registers marked x are undefined at power-up and unchanged by subsequent resets.

#### 6.11.1 Power-On Reset (POR) override

The POR duration is directly related to the crystal oscillator start-up time. Due to the long start-up times experienced by these types of circuits, a mechanism has been built in to disable the POR and hence speed up on-board test of the device. The setting of this mode requires that the I<sup>2</sup>C-bus pins, SDA and SCL, are toggled in a specific order as shown in Figure 13. All timings are required minimums.

Once the override mode has been entered, the device immediately stops, being reset, and normal operation may commence i.e. entry into the EXT\_CLK test mode via I<sup>2</sup>C-bus access. The override mode may be cleared by writing logic 0 to TESTC. TESTC must be set to logic 1 before re-entry into the override mode is possible. Setting TESTC to logic 0 during normal operation has no effect except to prevent entry into the POR override mode.




#### 7 Characteristics of the I<sup>2</sup>C-bus

The I<sup>2</sup>C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a Serial DAta line (SDA) and a Serial CLock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

#### 7.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal (see Figure 14).



#### 7.2 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy.

A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition - S.

A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition - P (see Figure 15).




Fig 15. Definition of START and STOP conditions

#### 7.3 System configuration

A device generating a message is a transmitter; a device receiving a message is a receiver. The device that controls the message is the master; and the devices which are controlled by the master are the slaves (see Figure 16).





Fig 16. System configuration

#### 7.4 Acknowledge

The number of data bytes transferred between the START and STOP conditions from transmitter to receiver is unlimited. Each byte of eight bits is followed by an acknowledge cycle.

- A slave receiver, which is addressed, must generate an acknowledge after the reception of each byte.
- Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out
  of the slave transmitter.
- The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration).
- A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte
  that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the
  master to generate a STOP condition.

Acknowledgement on the I<sup>2</sup>C-bus is illustrated in <u>Figure 17</u>.



#### 7.5 I<sup>2</sup>C-bus protocol

#### 7.5.1 Addressing


Before any data is transmitted on the  $I^2$ C-bus, the device which should respond is addressed first. The addressing is always carried out with the first byte transmitted after the start procedure.

The PCF8563 acts as a slave receiver or slave transmitter. Therefore the clock signal SCL is only an input signal, but the data signal SDA is a bidirectional line.

Two slave addresses are reserved for the PCF8563:

Read: A3h (10100011) Write: A2h (10100010)

The PCF8563 slave address is illustrated in Figure 18.



#### 7.5.2 Clock and calendar READ or WRITE cycles

The I<sup>2</sup>C-bus configuration for the different PCF8563 READ and WRITE cycles is shown in Figure 19, Figure 20 and Figure 21. The register address is a 4-bit value that defines which register is to be accessed next. The upper four bits of the register address are not used.






Fig 19. Master transmits to slave receiver (WRITE mode)





(1) At this moment master transmitter becomes master receiver and PCF8563slave receiver becomes slave transmitter.

Fig 20. Master reads after setting register address (write register address; READ data)






Fig 21. Master reads slave immediately after first byte (READ mode)

#### 7.6 Interface watchdog timer



a. Correct data transfer: read or write



b. Incorrect data transfer; read or write

Fig 22. Interface watchdog timer

During read/write operations, the time counting circuits are frozen. To prevent a situation where the accessing device becomes locked and does not clear the interface, the PCF8563 has a built in watchdog timer. Should the interface be active for more than 1 s from the time a valid slave address is transmitted, then the PCF8563 will automatically clear the interface and allow the time counting circuits to continue counting. The watchdog will trigger between 1 s and 2 s after receiving a valid slave address. Each time the watchdog period is exceeded, 1 s will be lost from the time counters.

The watchdog is implemented to prevent the excessive loss of time due to interface access failure e.g. if main power is removed from a battery backed-up system during an interface access.



#### 8 Application information




Fig 23. Application diagram

#### 8.1 Quartz frequency adjustment

#### 8.1.1 Method 1: fixed OSCI capacitor

By evaluating the average capacitance necessary for the application layout, a fixed capacitor can be used. The frequency is best measured via the 32.768 kHz signal available after power-on at pin CLKOUT. The frequency tolerance depends on the quartz crystal tolerance, the capacitor tolerance and the device-to-device tolerance (on average ±5 ppm). Average deviations of ±5 minutes per year can be easily achieved.

#### 8.1.2 Method 2: OSCI trimmer

Using the 32.768 kHz signal available after power-on at pin CLKOUT, fast setting of a trimmer is possible.

#### 8.1.3 Method 3: OSCO output


Direct measurement of OSCO out (accounting for test probe capacitance).

#### 订单信息

Ordernumber	Package	Marking information	Operation Temperature Range		Ship,Quantity	Green
PCF8563T	SOP-8	JSM8563T	-40 to 85°C	3	T&R,2500	Rohs
PCF8563TS	MSOP-8	P8563	-40 to 85°C	3	T&R,3000	Rohs



#### PACKAGE DIMENSION SOP8-L



	SYMBOL	MIN	NOM	MAX	
	A	1.35	1.55	1.75	
	A1	0.10	0.15	0.25	
	A2	1.25	1.40	1.65	
	A3	0.50	0.60	0.70	
	b	0.38	-	0.51	
	b1	0.37	0.42	0.47	
2	С	0.17	-	0.25	
A	c1	0.17	0.20	0.23	
	D	4.80	4.90	5.00	
V	E	5.80	6.00	6.20	
	E1	3.80	3.90	4.00	
	e		1.27BSC	77	
	L	0.45	0.60	0.80	
	L1		1.04REF		
	L2		0.25BSC		
	R	0.07	100	-	
	R1	0.07	-	-	
	h	0.30	0.40	0.50	
	θ	0,		8*	
	θ 1	15*	17*	19"	
	θ2	11"	13'	15	
-	θ3	15'	17	19"	
- 1	04	11'	13*	15"	

#### PACKAGE DIMENSION MSOP8

