


Description

The 5P04 uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and operation with gate voltages as low as 4.5V. This device is suitable for use as a Battery protection or in other Switching application.



SOT-23

General Features

$V_{DS} = -40V$ $I_D = -5.0A$


$R_{DS(ON)} < 70m\Omega$ @ $V_{GS} = -10V$

Application

Battery protection

Load switch

Uninterruptible power supply



Absolute Maximum Ratings ($T_C = 25^\circ C$ unless otherwise noted)

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	-40	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D @ T_A = 25^\circ C$	Continuous Drain Current, $V_{GS} @ -10V^1$	-5	A
$I_D @ T_A = 70^\circ C$	Continuous Drain Current, $V_{GS} @ -10V^1$	-3.8	A
I_{DM}	Pulsed Drain Current ²	-18	A
EAS	Single Pulse Avalanche Energy ³	21	mJ
I_{AS}	Avalanche Current	-20.5	A
$P_D @ T_A = 25^\circ C$	Total Power Dissipation ⁴	1.5	W
T_{STG}	Storage Temperature Range	-55 to 150	$^\circ C$
T_J	Operating Junction Temperature Range	-55 to 150	$^\circ C$
$R_{\theta JA}$	Thermal Resistance Junction-Ambient ¹	85	$^\circ C/W$
$R_{\theta JC}$	Thermal Resistance Junction-Case ¹	50	$^\circ C/W$

Electrical Characteristics ($T_J=25^{\circ}\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ	Max.	Unit
BVDSS	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}$, $I_D=-250\mu\text{A}$	-40	-46	---	V
$\Delta\text{BVDSS}/\Delta T_J$	BV_{DSS} Temperature Coefficient	Reference to 25°C , $I_D=-1\text{mA}$	---	-0.018	---	$\text{V}/^{\circ}\text{C}$
RDS(ON)	Static Drain-Source On-Resistance ²	$V_{GS}=-10\text{V}$, $I_D=-3\text{A}$	---	65	70	$\text{m}\Omega$
		$V_{GS}=-4.5\text{V}$, $I_D=-2\text{A}$	---	85	100	
VGS(th)	Gate Threshold Voltage	$V_{GS}=V_{DS}$, $I_D=-250\mu\text{A}$	-1.0	-1.5	-2.5	V
$\Delta V_{GS}(\text{th})$	$V_{GS}(\text{th})$ Temperature Coefficient		---	2.5	---	$\text{mV}/^{\circ}\text{C}$
IDSS	Drain-Source Leakage Current	$V_{DS}=-24\text{V}$, $V_{GS}=0\text{V}$, $T_J=25^{\circ}\text{C}$	---	---	-1	μA
		$V_{DS}=-24\text{V}$, $V_{GS}=0\text{V}$, $T_J=55^{\circ}\text{C}$	---	---	-5	
IGSS	Gate-Source Leakage Current	$V_{GS}=\pm 20\text{V}$, $V_{DS}=0\text{V}$	---	---	± 100	nA
gfs	Forward Transconductance	$V_{DS}=-5\text{V}$, $I_D=-3\text{A}$	---	5.8	---	S
Q_g	Total Gate Charge (-4.5V)	$V_{DS}=-32\text{V}$, $V_{GS}=-4.5\text{V}$, $I_D=-3\text{A}$	---	6.4	---	nC
Q_{gs}	Gate-Source Charge		---	2.1	---	
Q_{gd}	Gate-Drain Charge		---	2.5	---	
$T_d(\text{on})$	Turn-On Delay Time	$V_{DD}=-20\text{V}$, $V_{GS}=-4.5\text{V}$, $R_G=3.3\Omega$, $I_D=-3\text{A}$	---	4.2	---	ns
T_r	Rise Time		---	23	---	
$T_d(\text{off})$	Turn-Off Delay Time		---	26.8	---	
T_f	Fall Time		---	20.6	---	
Ciss	Input Capacitance	$V_{DS}=-15\text{V}$, $V_{GS}=0\text{V}$, $f=1\text{MHz}$	---	620	---	pF
Coss	Output Capacitance		---	65	---	
Crss	Reverse Transfer Capacitance		---	53	---	
IS	Continuous Source Current ^{1,4}	$V_G=V_D=0\text{V}$, Force Current	---	---	-3.2	A
ISM	Pulsed Source Current ^{2,4}		---	---	-16.1	A
VSD	Diode Forward Voltage ²	$V_{GS}=0\text{V}$, $I_S=-1\text{A}$, $T_J=25^{\circ}\text{C}$	---	---	-1	V

Note :

- 1、The data tested by surface mounted on a 1 inch FR-4 board with 2OZ copper.
- 2、The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- 3、The power dissipation is limited by 150°C junction temperature
- 4、The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. G-S Voltage




Fig.3 Forward Characteristics Of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(on)}$ vs. T_J




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Gate Charge Waveform