

N and P Channel Enhancement Mode Power MOSFET

Description


The G070C03D52 uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge. It can be used in a wide variety of applications.

General Features


- NMOS
- V_{DS} 30V
- I_D (at $V_{GS} = 10V$) 65A
- $R_{DS(ON)}$ (at $V_{GS} = 10V$) < 8.5m Ω
- $R_{DS(ON)}$ (at $V_{GS} = 4.5V$) < 12m Ω
- 100% Avalanche Tested
- RoHS Compliant
- PMOS
- V_{DS} -30V
- I_D (at $V_{GS} = -10V$) -19A
- $R_{DS(ON)}$ (at $V_{GS} = -10V$) < 22m Ω
- $R_{DS(ON)}$ (at $V_{GS} = -4.5V$) < 32m Ω
- 100% Avalanche Tested
- RoHS Compliant

Application


- Power switch
- DC/DC converters



Schematic diagram



pin assignment



DFN5X6 Dual

Ordering Information

Device	Package	Marking	Packaging
G070C03D52	DFN5X6 Dual	G070C03D	5000pcs/Reel

Absolute Maximum Ratings $T_C = 25^\circ\text{C}$, unless otherwise noted

Parameter	Symbol	NMOS	PMOS	Unit
Drain-Source Voltage	V_{DS}	30	-30	V
Continuous Drain Current	$T_C = 25^\circ\text{C}$	65	-19	A
	$T_C = 100^\circ\text{C}$	41	-12	
Pulsed Drain Current (note1)	I_{DM}	260	-76	A
Gate-Source Voltage	V_{GS}	± 20	± 20	V
Power Dissipation	P_D	48	40	W
Single pulse avalanche energy (note2)	E_{AS}	42	42	mJ
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 To 150	-55 To 150	$^\circ\text{C}$

Thermal Resistance

Parameter	Symbol	NMOS	PMOS	Unit
Thermal Resistance, Junction-to-Ambient	R_{thJA}	50	50	$^\circ\text{C/W}$
Maximum Junction-to-Case	R_{thJC}	2.6	3.1	$^\circ\text{C/W}$

NMOS Specifications T _J = 25°C, unless otherwise noted						
Parameter	Symbol	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
Static Parameters						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	30	--	--	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 30V, V _{GS} = 0V	--	--	1	μA
Gate-Source Leakage	I _{GSS}	V _{GS} = ±20V	--	--	±100	nA
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	1.0	1.6	2.5	V
Drain-Source On-Resistance	R _{DS(on)}	V _{GS} = 10V, I _D = 20A	--	7	8.5	mΩ
		V _{GS} = 4.5V, I _D = 20A	--	10	12	
Forward Transconductance	g _{FS}	V _{GS} = 5V, I _D = 20A	--	39	--	S
Dynamic Parameters						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = 15V, f = 1.0MHz	--	1390	--	pF
Output Capacitance	C _{oss}		--	230	--	
Reverse Transfer Capacitance	C _{rss}		--	188	--	
Total Gate Charge	Q _g	V _{DD} = 15V, I _D = 20A, V _{GS} = 10V	--	27	--	nC
Gate-Source Charge	Q _{gs}		--	4	--	
Gate-Drain Charge	Q _{gd}		--	6	--	
Turn-on Delay Time	t _{d(on)}	V _{DD} = 15V, I _D = 20A, R _G = 1.8Ω	--	10	--	ns
Turn-on Rise Time	t _r		--	8	--	
Turn-off Delay Time	t _{d(off)}		--	30	--	
Turn-off Fall Time	t _f		--	5	--	
Drain-Source Body Diode Characteristics						
Continuous Body Diode Current	I _S	T _C = 25°C	--	--	65	A
Body Diode Voltage	V _{SD}	T _J = 25°C, I _{SD} =20A, V _{GS} = 0V	--	--	1.2	V
Reverse Recovery Charge	Q _{rr}	I _F = 20A, V _{GS} = 0V di/dt=500A/us	--	24	--	nC
Reverse Recovery Time	T _{rr}		--	14.7	--	ns

Notes

1. Repetitive Rating: Pulse width limited by maximum junction temperature
2. EAS condition : $T_J = 25^\circ\text{C}$, $V_{DD} = 30V$, $V_{GS} = 10V$, $L = 0.5mH$, $R_G = 25\Omega$


The table shows the minimum avalanche energy, which is 110mJ when the device is tested until failure

3. Identical low side and high side switch with identical R_G

Gate Charge Test Circuit



Switch Time Test Circuit



EAS Test Circuit



NMOS Typical Characteristics $T_J = 25^\circ\text{C}$, unless otherwise noted

Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Drain Source On Resistance




Figure 4. Gate Charge




Figure 5. Capacitance





Figure 6. Source-Drain Diode Forward



NMOS Typical Characteristics $T_J = 25^\circ\text{C}$, unless otherwise noted

Figure 7. Drain-Source On-Resistance




Figure 8. Safe Operation Area




Figure 9. Maximum Continuous Drain Current vs Case Temperature





Figure 10. Normalized Maximum Transient Thermal Impedance



PMOS Specifications T _J = 25°C, unless otherwise noted						
Parameter	Symbol	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
Static Parameters						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = -250μA	-30	--	--	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -30V, V _{GS} = 0V	--	--	-1	μA
Gate-Source Leakage	I _{GSS}	V _{GS} = ±20V	--	--	±100	nA
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = -250μA	-1.0	-1.5	-2.0	V
Drain-Source On-Resistance	R _{DS(on)}	V _{GS} = -10V, I _D = -6A	--	18	22	mΩ
		V _{GS} = -4.5V, I _D = -6A	--	25	32	
Forward Transconductance	g _{FS}	V _{DS} = -5V, I _D = -6A	--	37	--	S
Dynamic Parameters						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = -15V, f = 1.0MHz	--	1300	--	pF
Output Capacitance	C _{oss}		--	165	--	
Reverse Transfer Capacitance	C _{rss}		--	157	--	
Total Gate Charge	Q _g	V _{DD} = -15V, I _D = -6A, V _{GS} = -10V	--	23	--	nC
Gate-Source Charge	Q _{gs}		--	3	--	
Gate-Drain Charge	Q _{gd}		--	5	--	
Turn-on Delay Time	t _{d(on)}	V _{DD} = -15V, I _D = -6A, R _G = 3Ω	--	12.5	--	ns
Turn-on Rise Time	t _r		--	18	--	
Turn-off Delay Time	t _{d(off)}		--	125	--	
Turn-off Fall Time	t _f		--	66	--	
Drain-Source Body Diode Characteristics						
Continuous Body Diode Current	I _S	T _C = 25°C	--	--	-19	A
Body Diode Voltage	V _{SD}	T _J = 25°C, I _{SD} = -6A, V _{GS} = 0V	--	--	-1.2	V
Reverse Recovery Charge	Q _{rr}	I _F = -6A, V _{GS} = 0V di/dt=-500A/us	--	62	--	nC
Reverse Recovery Time	T _{rr}		--	32	--	ns


Notes

1. Repetitive Rating: Pulse width limited by maximum junction temperature
2. EAS condition : $T_J = 25^\circ\text{C}$, $V_{DD} = -30V$, $V_{GS} = -10V$, $L = 0.5\text{mH}$, $R_g = 25\Omega$


The table shows the minimum avalanche energy, which is 110mJ when the device is tested until failure

3. Identical low side and high side switch with identical R_G


Gate Charge Test Circuit



Switch Time Test Circuit



EAS Test Circuit



PMOS Typical Characteristics $T_J = 25^\circ\text{C}$, unless otherwise noted

Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Drain Source On Resistance




Figure 4. Gate Charge




Figure 5. Capacitance





Figure 6. Source-Drain Diode Forward



PMOS Typical Characteristics $T_J = 25^\circ\text{C}$, unless otherwise noted

Figure 7. Drain-Source On-Resistance




Figure 8. Safe Operation Area




Figure 9. Maximum Continuous Drain Current vs Case Temperature






Figure 10. Normalized Maximum Transient Thermal Impedance



DFN5X6-8L DUAL Package information



SYMBOL	COMMON			
	MM		INCH	
	MIN.	MAX.	MIN.	MAX.
A	1.03	1.17	0.0406	0.0461
b	0.34	0.48	0.0134	0.0189
c	0.203 BSC		0.0080 BSC	
D	4.80	5.40	0.1890	0.2126
D1	4.80	5.00	0.1890	0.1969
D2	4.11	4.31	0.1620	0.1700
D3	1.60	1.80	0.0629	0.0708
E	5.95	6.15	0.2343	0.2421
E1	5.65	5.85	0.2224	0.2303
E2	3.30	3.50	0.1300	0.1378
E3	1.70	/	0.0630	/
e	1.27 BSC		0.05 BSC	
L	0.05	0.25	0.0019	0.0098
L1	0.38	0.50	0.0150	0.0197
L2	0.38	0.50	0.0150	0.0197
i	/	0.18	/	0.0070
k	0.5	0.7	0.0197	0.0276