High-Efficiency 28V/10A Boost DC/DC Converter

General Description

The VP3380 is a versatile converter designed for the use in boost topology which needs no external MOSFET. Besides cycle-by-cycle current limiting, current mode control scheme also makes it wide bandwidth and good transient response. The peak current limit can be programmed simply with an external resistor.

The switching frequency can be set in any value between 100kHz and 1MHz with a resistor or any external clock source. The VP3380 can be operated at higher switching frequency to save the solution board size. While entering shutdown mode, the VP3380 only sinks 10μA and it allows power supply sequencing. It has built-in protection circuits such as thermal shutdown, under-voltage lockout, short circuit protection, and overvoltage protection. Internal soft-start circuitry reduces the inrush current at start-up.

VP3380 is available in small QFN32 5x5 green package with dual exposed pad.

Features

- Start-Up Voltage from 3V
- Input Voltage from 6V to 28V
- Switch Current Limit up to 10A
- Peak Output Current up to 8A
- 28V Maximum Output Voltage
- Reference Voltage with ±3% Accuracy
- Adjustable 100kHz~1MHz Clock Frequency
- 10μA Shutdown Current
- Current Mode Operation
- Integrated 30V/10A/15mΩ MOSFET Switch
- External RC Compensation
- Internal Soft-Start
- High Efficiency at Light Loads
- Peak Current Limit and Over Temperature Protection
- Adjustable Input UVLO Threshold Voltage
- QFN32 5x5 Dual Exposed Pad Green Package with RoHS Compliant

Applications

- Portable Speakers
- Offline Power Supply
- Battery Powered Device

Typical Application



Functional Block Diagram



Pin Assignments And Descriptions



Pin No.	Pin	I/O/P	Function Description
1,11,14,15,17,18,29,30,31,32	NC	–	No Internal Connection.
2	IN	P	Power Supply Input.
3	ISEN	I	Current Sense. Use an external resistor in series with ground to measure the voltage drop.
4	VREG	I	Internal Regulator. A bypass capacitor must be connected from this pin to ground. Do not bias this pin with external power source.
5	UVLO	I	Under Voltage Lockout. Use a proper ratio resistor divider network to determine the voltage input to allow switching and the hysteresis to disable switching.
6	COMP	I	Compensation. Use a proper RC/C network to do proper loop compensation.
7	FB	I	Output Feedback. Connect the external resistor divider network from output to this pin to sense output voltage. The FB pin voltage is regulated to internal 1.275V reference voltage.
8	AGND	P	Analog Ground. Connect to system signal ground.
9	PVSS		Power Ground. Connect to system power ground.
10	FADJ	I	Frequency Adjust/Synchronization/Shutdown. A resistor connected from this pin to ground simply sets the oscillator frequency. An external clock signal at this pin will synchronize the controller to the clock. Pull on this pin for ≥ 30 μs will turn the device off and the device will then very few current about 10μA from the supply.
12,13	RESERVED	–	Reserved. Pin 12 and pin 13 must be connected together.
20,21,22,23,24	LXS	–	Switch Node Source. LXS is the source of the internal MOSFET.
16,19,25,26,27,28	LX	O	Switch Node. LX is the switching node that supplies power to the output.
EP1	LX	O	Switch Node. Connect the exposed pad and reserve enough cooper size for heat-sinking.
EP2	GND	P	Ground. Connect to the exposed ground cooper for best heat sinking and thermal perfor-mance.

Absolutely Maximum Ratings

Over operating free-air temperature range, unless otherwise specified (* 1)

Symbol	Parameter	Limit	Unit
V_{IN}	Supply voltage range	-0.3 to 30	V
V_{LX}	Switch node voltage	-0.3 to 30	V
V_{LV} (COMP/UVLO/FB/FADJ/LXS)	Low voltage range	-0.3 to 6	V
V_{CC}(VREG)	Regulator output pin range	-0.3 to 5	V
V_{ISEN}	Current sense pin range	-0.4 to 0.6	V
T_J	Operating junction temperature range	-40 to 150	°C
T_{STG}	Storage temperature range	-65 to 150	°C
Electrostatic discharge	Human body model	2	kV
Electrostatic discharge	Machine model	200	V
θ_{JC}	Thermal resistance (Junction to Case)	1.35	°C/W
θ_{JA}	Thermal resistance (Junction to Air)	46.35	°C/W

(*1): Stress beyond those listed at "absolute maximum rating" table may cause permanent damage to the device. These are stress rating ONLY. For functional operation are strongly recommend follow up "recommended operation conditions" table.

Recommended Operating Conditions

Symbol	Parameter	Specification		Unit
		Min	Max	
V_{IN}	Supply voltage	6	28	V
f_{OSC}	Switching voltage range	100	1000	kHz
T_A	Operating free-air temperature range	-40	85	°C
T_J	Operating Junction range	-40	125	°C

Electrical Characteristics

V_{IN}=12V, R_T=40kΩ, T_J=25℃, unless otherwise specified (* 1)

Symbol	Parameter	Test Condition		Specification			Unit
				Min.	Typ.	Max.	
V_{FB}	Feedback voltage	V_{COMP}=1.4V, 6V<V_{IN}<28V			1.275		V
		V_{COMP}=1.4V, 6V<V_{IN}<28V, -40℃<T_J<125℃		1.236		1.313	V
I_Q	Quiescent current in shutdown mode	V_{FADJ}=3V	V_{IN}=12V		10		μA
			V_{IN}=12V, -40℃<T_J<125℃			15	
			V_{IN}=6V		5		
			V_{IN}=6V, -40℃<T_J<125℃			10	
V_{UVLO}	Under voltage lockout	V_{UVLO} Ramp down		1.345		1.517	V
I_{UVLO}	UVLO source current	V_{EN} = 3V			4.5		μA
V_{UVLOSD}	UVLO Shutdown voltage			0.55	0.7	0.82	V
V_{COMP}	COMP pin voltage	V_{EN}=2V			1		V
I_{COMP}	COMP pin current sink	V_{FB}=0V			630		μA
$I_{SW-PEAK}$	Maximum Switch Current				10		A
$R_{DS(ON)}$	Internal low-side switch $R_{DS(ON)}$ (*1)	V_{IN}=6V, I_{MOSFET}=0.2A			15		mΩ
A_{VOL}	Error amplifier voltage gain	V_{COMP}=1.4V, I_{EAO}=100μA			60		V/V
g_M	Error amplifier trans-conductance	V_{COMP}=1.4V			430		μS
f_{OSC}	Oscillation frequency	R_T=150kΩ		0.125	0.146	0.2	MHz
D_{MAX}	Maximum duty cycle	R_T=40kΩ			85		%
ΔV_{LINE}	Voltage line regulation	6V<V_{EN}<28V			0.02		%/V
ΔV_{LOAD}	Voltage load regulation	I_{EAO} Source/Sink			±0.5		%/A
$t_{MIN(ON)}$	Minimum on-time					571	ns
I_{SUPPLY}	Supply Current	R_T=40kΩ			3.3		mA
V_{SENSE}	Current sense threshold voltage			120	160	200	mV
V_{SC}	Overload current limit sense voltage			160	200	350	mV
V_{SL}	Internal compensation ramp				90		mV
V_{OVP}	Output overvoltage protection	V_{COMP}=1.4V		26	85	135	mV
$V_{OVP(HYS)}$	Output overvoltage protection hysteresis	V_{COMP}=1.4V		28	70	106	mV

(*1): Integrated N-MOSFET

Electrical Characteristics (cont.)

V_{IN}=12V, R_T=40kΩ, T_J=25℃, unless otherwise specified (* 1)

Symbol	Parameter	Test Condition	Specification			Unit
			Min.	Typ.	Max.	
I_{EAO}	Error amplifier output current (Source/Sink)	Source, V_{COMP} = 1.4V, V_{FB} = 0V		650		μA
		Source, V_{COMP} = 1.4V, V_{FB} = 0V -40℃<T_J<125℃	470		950	
		Sink, V_{COMP} = 1.4V, V_{FB} = 1.4V		57		
		Sink, V_{COMP} = 1.4V, V_{FB} = 1.4V -40℃<T_J<125℃	30		105	
V_{EAO}	Error amplifier output voltage	Upper Limit: V_{FB}=0V, COMP pin floating		2.65		V
		Upper Limit: V_{FB}=0V, COMP pin floating -40℃<T_J<125℃	2.4		2.95	
		Lower Limit: V_{FB}=1.4V		0.65		
		Lower Limit: V_{FB}=1.4V -40℃<T_J<125℃	0.32		0.9	
V_{SD}	Shutdown signal threshold on FADJ pin*2	Pull FADJ Pin High (Shutdown)		1.26		V
		Pull FADJ Pin High (Shutdown), -40℃<T_J<125℃			1.4	
		Pull FADJ Pin Low (Enable)		0.63		
		Pull FADJ Pin Low (Enable), -40℃<T_J<125℃			0.4	
t_{SS}	Soft start delay	V_{FB} = 1.2V, COMP pin floating	8.7	15	21.3	ms
I_{SD}	Shutdown pin current FADJ pin	V_{SD}=0V		10		μA
T_{SD}	Thermal shutdown			175		℃
$T_{SD(HYS)}$	Thermal shutdown hysteresis			10		℃

(*1): Stress beyond those listed at “absolute maximum rating” table may cause permanent damage to the device. These are stress rating ONLY. For functional operation are strongly recommend follow up “recommended operation conditions” table.

(*2): The FADJ pin should be pulled to VIN through a resistor to turn the regulator off. The voltage on FADJ pin must be above the maximum limit for Output = High Level to keep the regulator off and must be below the limit for Output = Low Level to keep the regulator on.

Functional Descriptions

The VP3380 employs the current-mode, adjustable frequency pulse-width modulation (PWM) architecture. It operates at adjustable switching frequency under medium to high load current conditions.

Overvoltage and UVLO Protection

The VP3380 uses FB pin to detect overvoltage occurrence. The overvoltage protection should be triggered at the voltage rises to $V_{FB}+V_{OVP}$. When OVP occurs only the MOSFET will be turned off, the output voltage will drop. VP3380 will switch when the voltage on FB pin is less then ($V_{OVP}+V_{FB}-V_{OVP(HYS)}$).

The VP3380 provides UVLO pin to program enable and disable thresholds. The voltage on UVLO pin would be compared with internal reference 1.43V. Figure 1 shows how the UVLO detection works.



Figure 1. UVLO Pin Configuration

The R1/R2 network programs the enable threshold voltage V_{EN}. When the VP3380 is enabled the I_{UVLO} will source 5μA current flows the R_2 which causes a hysteresis. Hence the disable threshold, V_{SH}, is lower then the enable threshold V_{EN}.

$$R_2 = \frac{1.43V}{I_{UVLO}} \times \left(1 + \frac{1.43V - V_{SH}}{V_{EN} - 1.43V}\right)$$

$$R_1 = R_2 \times \left(\frac{V_{EN}}{1.43V} - 1\right)$$

Select appropriate value of V_{EN}, V_{SH} and use above two equations to determine the value of R_1 and R_2.

Bias Voltage

VP3380 generates the internal bias voltage from IN input voltage if it does not exceeds 6V. When VIN is higher then 6V the VP3380 will use internal regulation to bias the chip. To improve the stability of the bias, an external capacitor of 0.47μF~4.7μF is strongly recommended to add on VREG terminal.

In any case, do not add external voltage on VREG pin or the chip would be damaged.

Frequency Adjust

The switching frequency can be adjusted from 100kHz to 1MHz by a external resistor in series with FADJ terminal and ground. The following equation is used to calculate resistor value.

a. When $f_{PWM} \geq 300kHz$, the frequency is calculated as the following equation,

$$R_T \approx \frac{21 \times 10^3}{f_{PWM}} - 7.2$$

b. When $f_{PWM} < 300kHz$, the frequency is calculated as the following equation,

$$R_T \approx \frac{17 \times 10^3}{f_{PWM}} + 8.7$$

where f_{PWM} is in kHz and R_T is in kΩ.

Clock Synchronization

VP3380 is able to be synchronized to an external clock by connecting to the FADJ terminal with R_T in series with ground as shown in figure 2.

Functional Descriptions (cont.)



Figure 2. Clock Synchronization

Shutdown

The FADJ pin can be used as a shutdown pin. If the high signal pulls up this pin, VP3380 will stop the switching and then enter the shutdown state. In this state, VP3380 consumes only 5μA typically.

The use of shutdown control in frequency adjustment mode is quite simple. Connects the FADJ pin to ground will force the VP3380 runs at specified frequency and pulls this pin high will shutdown the IC. In both frequency and synchronization mode, pulls FADJ pin high lasting then 30us will also force the VP3380 enter the shutdown state.

Slope Compensation

VP3380 employs current mode control scheme. It has many advantages such as cycle-by-cycle current limit for the switch and easier to parallel power stages because automatic current sharing. The compensation ramp is already added in VP3380 and the slope of the default compensation ramp could satisfy most applications.

Overvoltage Protection

The VP3380 has overvoltage protection for the output. OVP occurrence is detected by sensing feedback (FB) pin. When the voltage at FB pin is over $V_{FB}+V_{OVP}$, overvoltage protection is triggered and the drive pin and the GATE pin will be tied-low.

Once the voltage at FB pin is lower then $V_{FB}+(V_{OVP}-V_{OVP(HYS)})$, the VP3380 will begin to switch again. Be aware that the error amplifier is still in operation during OVP event.

Short Circuit Protection

The ISEN pin is used to sense the over-current occurrence. If the difference between ISEN pin and ground is greater then 200mV, the over current protection will be activated. The comparator will decrease the switching frequency by the factor of 8 and maintains this condition until the over-current (short) event is removed.

Application Information



Figure 3. VP3380 Typical Boost Application

The most common topology for the VP3380 is the boost or step-up topology. The boost converter converts a low input voltage into a higher output voltage. The basic configuration for a boost regulator is shown in Figure 4. In continuous conduction mode (when the inductor current never reaches zero at steady state), the boost regulator operates in two cycles. In the first cycle of operation, MOSFET Q is turned on and energy is stored in the inductor. During this cycle, diode D1 is reverse biased and load current is supplied by the output capacitor, C_{OUT}. In the second cycle, MOSFET Q is off and the diode is forward biased. The energy stored in the inductor is transferred to the load and output capacitor. The ratio of these two cycles determines the output voltage. The output voltage is defined as:

$$V_{OUT} = \frac{V_{IN}}{1-D}$$

(ignoring the voltage drop across the MOSFET and the diode), or

$$V_{OUT} + V_{D1} - V_Q = \frac{V_{IN} - V_Q}{1-D}$$

where D is the duty cycle of the switch, V_{D1} is the forward voltage drop of the diode, and V_Q is the drop across the MOSFET when it is on. The following sections describe selection of components for a boost converter.



A. First Cycle of Operation

B. Second Cycle of Operation

Figure 4. Simplified Boost Converter Diagram

Power Inductor Selection

The inductor is one of the two energy storage elements in a boost converter. Figure 5 shows how the inductor current varies during a switching cycle. The current through an inductor is quantified as:

$$V_L(t) = L\frac{di_L(t)}{dt}$$

Application Information (cont.)



Figure 5. (a) Inductor Current (b) Diode Current (c) Switch Current

If VL(t) is constant, diL(t)/dt must be constant. Hence, for a given input voltage and output voltage, the current in the inductor changes at a constant rate.

The important quantities in determining a proper inductance value are IL (the average inductor current) and ΔiL (the inductor current ripple difference between the peak inductor current and the average inductor current). If ΔiL is larger than IL , the inductor current drops to zero for a portion of the cycle and the converter operates in discontinuous conduction mode. If ΔiL is smaller than IL , the inductor current stays above zero and the converter operates in continuous conduction mode. All the analysis in this data sheet assumes operation in continuous conduction mode. To operate in continuous conduction mode, the following conditions must be met:

(1) $I_L > \Delta i_L$

(2) $\frac{I_{OUT}}{1-D} > \frac{DV_{IN}}{2f_S L}$

(3) $L > \frac{D(1-D)V_{IN}}{2I_{OUT}f_S}$

Choose the minimum IOUT to determine the minimum L. A common choice is to set (2 x ΔiL) to 30% of IL . Choosing an appropriate core size for the inductor involves calculating the average and peak currents expected through the inductor. In a boost converter,

(4) $I_L = \frac{I_{OUT}}{1-D}$

(5) $I_{L\_PEAK} = I_L(\max) + \Delta i_L(\max)$

(6) $\Delta i_L = \frac{DV_{IN}}{2 \times L \times f_S}$

A core size with ratings higher than these values should be chosen. If the core is not properly rated, saturation will dramatically reduce overall efficiency.

The VP3380 can be set to switch at very high frequencies. When the switching frequency is high, the converter can operate with very small inductor values. With a small inductor value, the peak inductor current can be extremely higher than the output currents, especially under light load conditions.

Application Information (cont.)

The VP3380 senses the peak current through the built-in MOSFET switch. The peak current through the switch is the same as the peak current calculated above.

Programming the Output Voltage

The output voltage can be programmed using a resistor divider between the output and the feedback pins, as shown in Figure 6. The resistors are selected such that the voltage at the feedback pin is 1.275V. R_{F1} and R_{F2} can be selected using the equation,

$$V_{OUT} = 1.275(1 + \frac{R_{F1}}{R_{F2}})$$

A 100pF capacitor may be connected between the feedback and ground pins to reduce noise.

The maximum amount of current that can be delivered at the output can be controlled by the sense resistor, R_{SEN} . Current limit occurs when the voltage that is generated across the sense resistor equals the current sense threshold voltage, V_{SENSE} . Limits for V_{SENSE} have been specified in the Electrical Characteristics section. This can be expressed as:

$$I_{SW(pexk)} \times R_{SEN} = V_{SENSE} - D \times V_{SL}$$

The peak current through the switch is equal to the peak inductor current.

$$I_{SW(pexk)} = I_L(\max) + \Delta i_L$$

Therefore for a boost converter,

$$I_{SW(pexk)} = \frac{I_{OUT(\max)}}{(1-D)} + \frac{(D \times V_{IN})}{(2 \times f_s \times L)}$$

Combining the two equations yields an expression for R_{SEN} ,

$$R_{SEN} = \frac{V_{SENSE} - (D \times V_{SL})}{\left[\frac{I_{OUT(\max)}}{(1-D)} + \frac{(D \times V_{IN})}{(2 \times f_S \times L)}\right]}$$

Evaluate R_{SEN} at the maximum and minimum V_{IN} values and choose the smallest R_{SEN} calculated.



Figure 6. Adjusting the Output Voltage

Power Diode Selection

Observation of the boost converter circuit shows that the average current through the diode is the average load current, and the peak current through the diode is the peak current through the inductor. The diode should be rated to handle more than the inductor peak current. The peak diode current can be calculated using the formula:

$$I_{D(Peak)} = \left[I_{OUT}/(1-D)\right] + \Delta i_L$$

I_{OUT} is the output current and Δi_L has been defined in Figure 5. The peak reverse voltage for a boost converter is equal to the regulator output voltage. The diode must be capable of handling this peak reverse voltage. To improve efficiency, a low forward drop Schottky diode is recommended.

Application Information (cont.)

Input Capacitor Selection

Due to the presence of an inductor at the input of a boost converter, the input current waveform is continuous and triangular, as shown in Figure 5. The inductor ensures that the input capacitor sees fairly low ripple currents. However, as the input capacitor gets smaller, the input ripple goes up. The rms current in the input capacitor is given by:

$$I_{CIN(RMS)} = \Delta i_L / \sqrt{3} = \left(\frac{(V_{OUT} - V_{IN}) \times V_{IN}}{\sqrt{12} \times V_{OUT} \times L \times f_S} \right)$$

The input capacitor should be capable of handling the rms current. Although the input capacitor is not as critical in a boost application, low values can cause impedance interactions. Therefore a good quality capacitor should be chosen in the range of 100uF to 200uF. If a value lower than 100 uF is used, then problems with impedance interactions or switching noise can affect the VP3481. To improve performance, especially with VIN below 8 V, it is recommended to use a 20Ω resistor at the input to provide a RC filter. This resistor is placed in series with the VIN pin with only a bypass capacitor attached to the VIN pin directly (see Figure 7). A 0.1uF or 1uF ceramic capacitor is necessary in this configuration. The bulk input capacitor and inductor will connect on the other side of the resistor with the input power supply.



Figure 7 Reducing IC Input Noise

Driver Supply Capacitor Selection

A good quality ceramic bypass capacitor must be connected from the VCC pin to the PGND pin for proper operation. This capacitor supplies the transient current required by the internal MOSFET driver, as well as filtering the internal supply voltage for the controller. A value of between 0.47uF and 4.7uF is recommended.

Output Capacitor Selection

The output capacitor in a boost converter provides all the output current when the inductor is charging. As a result it sees very large ripple currents. The output capacitor should be capable of handling the maximum rms current. The rms current in the output capacitor is:

$$I_{CIN(RMS)} = \sqrt{(1-D)\left[I_{OUT^2} \frac{D}{(1-D)^2} + \frac{\Delta i_L{}^2}{3} \right]}$$

Where

$$\Delta i_L = \frac{DV_{IN}}{2 \times L \times f_S}$$

and D, the duty cycle is equal to (VOUT – VIN)/ VOUT.

The ESR and ESL of the output capacitor directly control the output ripple. Use capacitors with low ESR and ESL at the output for high efficiency and low ripple voltage. Surface mount tantalums, surface mount polymer electrolytic and polymer tantalum, Sanyo- OSCON, or multi-layer ceramic capacitors are recommended at the output.

Application Information (cont.)



Figure8 VP3380 Typical SEPIC Application

VP3380 can also be used in SEPIC application because of it controls low-side of NMOSFET. Figure 8 shows the VP3380 typical SEPIC application. This configuration allows the input voltage higher or lower then output voltage. For both stepping-up and stepping-down configuration, two inductors are needed. The two inductors can be individual inductor or two windings of a coupled transformer. For reducing input ripple it is better to use the coupled windings of transformers for both inductors.

The advantage of SEPIC structure over a boost converter is input and output isolation. The input and the output of pure boost converter is always connected through an inductor unless external switch is added. For SEPIC structure, a capacitor isolates the input from the output and provides protection against shorted or malfunctioning load. Hence, the SEPIC is useful for replacing boost circuits when true shutdown is required. This means that the output voltage falls to 0V when the switch is turned off. In pure boost converter, the output can only fall to the input voltage minus a diode drop and never turn off the output.

To properly pick up the components for the application, the following parameters need to be examined: Input voltage range, output voltage, output current range and the switching frequency. These four main parameters will affect the operating characteristic of the application.

Power Diode Selection

The diode must be selected to handle the peak current and the peak reverse voltage. In SEPIC application, the diode peak current is the same as the switch peak current. The off-state voltage or peak reverse voltage of the diode is $V_{IN}+V_{OUT}$. Similar to the boost converter, the average diode current is equal to the output current. In order to improve the efficiency, schottky diodes are recommended.

Inductor Selection

The inductors shall be chosen carefully to satisfy constant current mode requires calculations of the following parameters:

Inductor average current:

$$I_{L1(AVG)} = \frac{D \times I_{OUT}}{1-D}$$

$$I_{L2(AVG)} = I_{OUT}$$

Peak-to-peak ripple current:

Application Information (cont.)

$$\Delta I_{L1} = \frac{D \times (V_{IN} - V_O)}{f_S \times L_1}$$

$$\Delta I_{L2} = \frac{D \times (V_{IN} - V_O)}{f_S \times L_2}$$

Maintaining the condition $I_L > \Delta I_L/2$ to ensure continuous conduction mode yields the following minimum values for L_1 and L_2:

$$L_1 > \frac{(1-D) \times (V_{IN} - V_O)}{f_S \times I_{OUT} \times 2}$$

$$L_2 > \frac{D \times (V_{IN} - V_O)}{f_S \times I_{OUT} \times 2}$$

Peak current in the inductor, to ensure the inductor does not saturate:

$$I_{L1(PK)} = \frac{D \times I_{OUT}}{1-D} + \frac{\Delta I_{L1}}{2}$$

$$I_{L2(PK)} = I_{OUT} + \frac{\Delta I_{L2}}{2}$$

$I_{L1(PK)}$ must be lower than the maximum current rating set by the current sense resistor.

The value of L1 can be increased above the minimum recommended value to reduce input ripple and output ripple. However, once ΔI_{L1} is less than 20% of $I_{L1(AVG)}$, the benefit to output ripple is minimal.

By increasing the value of L2 above the minimum recommendation, ΔI_{L2} can be reduced, which in turn will reduce the output ripple voltage:

$$\Delta V_{OUT} = \left(\frac{I_{OUT}}{1-D} + \frac{\Delta I_{L2}}{2} \right) \times ESR$$

where ESR is the equivalent series resistance of the output capacitor.

If L1 and L2 are wound on the same core, then L1=L2=L. All the equations above will hold true if the inductance is replaced by 2L.

Input Capacitor Selection

Like boost structure, SEPIC has an inductor at the input. The inductor ensures that the input capacitor sees fairly low ripple currents and the capacitor should be capable of handling the input RMS current. In SEPIC application, lower values can cause impedance interactions. Therefore a good quality capacitor such as polymer tantalum, OS-con or multilayer ceramic capacitors is recommended in the range from 100 µF to 200 µF.

To improve the performance especially when V_{IN} is under 8V, the input RC low pass filter could be added. Refer the input capacitor selection in boost controller application for details.

Output Capacitor Selection

The output capacitors directly affect the output ripple. Use capacitors with low ESR and ESL at the output for higher efficiency and lower ripple voltage. Surface mount tantalums, surface mount polymer electrolytic and polymer tantalum, OS-Con, or multi-layer ceramic capacitors are recommended at the output for low ripple.

Resistor Selection

The peak current through the MOSFET, $I_{SW(PEAK)}$, can be adjusted using the current sense resistor, R_{SEN} , to limit at certain output current. R_{SEN} can be selected using the following equation:

$$R_{SEN} = \frac{V_{SENSE} - D \times (V_{SL} + \Delta V_{SL})}{I_{SW(PEAK)}}$$

Isolation Capacitor Selection

The isolation capacitor Cs , depends on the rms current. The rms current of the SEPIC capacitor is given by:

$$I_{CSRMS} = \sqrt{I_{SWRMS}^{\ 2} + (I_{L1PK}^{\ 2} - I_{L1PK}\Delta I_{L1} + \Delta I_{L1}^{\ 2})(1-D)}$$

The isolation capacitor must be rated for a large AC rms current relative to the output power. This property makes the SEPIC much better suited to

Application Information (cont.)

lower power applications where the rms current through the capacitor is small (relative to capacitor technology). The voltage rating of the isolation capacitor must be greater than the maximum input voltage. Tantalum capacitors are the best choice for SMT, having high rms current ratings relative to size. Ceramic capacitors could be used, but the low C values will tend to cause larger changes in voltage across the capacitor due to the large currents, and high C value ceramics are expensive. Electrolytic capacitors work well for through hole applications where the size required to meet the rms current rating can be accommodated. There is an energy balance between C S and L1, which can be used to determine the value of the capacitor. The basic energy balance equation is:

$$\frac{1}{2}C_S\Delta V_S{}^2 = \frac{1}{2}(L1)\Delta I_{L1}{}^2$$

Where

$$\Delta V_S = \left(\frac{V_{OUT}}{V_{OUT}+V_{IN}-V_Q+V_{DIODE}}\right)\times\frac{I_{OUT}}{f_S C_S}$$

is the ripple voltage across the isolation capacitor, and

$$\Delta I_{L1} = \frac{(V_{IN}-V_Q)\times D}{(L1)f_S}$$

is the ripple current through the inductor L1. The energy balance equation can be solved to provide a minimum value for Cs :

$$C_S \geq L1\frac{I_{OUT}{}^2}{(V_{IN}-V_O)^2}$$

Typical Characteristic











Application Circuit



Figure 9. VP3380 24V/5A Boost Reference Application Circuit



Figure 10. 30W Stereo Class D Amplifier Boosted by VP3380

Package Information

QFN32 5x5





SYMBOL	MILLIMETER		
	MIN.	TYP.	MAX.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
b	0.20	0.25	0.30
b1		0.18REF	
c		0.203REF	
D	4.90	5.00	5.10
D2	1.65	1.75	1.85
D3	1.575	1.675	1.775
D4	1.15	1.25	1.35
e		0.50BSC	
Nd		3.50BSC	
E	4.90	5.00	5.10
E2	3.70	3.80	3.90
E3	4.15	4.25	4.35
E4	1.80	1.90	2.00
Ne		3.50BSC	
L	0.30	0.35	0.40
K	0.30	0.35	0.40
K1	0.08	0.13	0.18
K2	0.20	0.25	0.30
K3	0.225	0.275	0.325
R		0.20REF	

Contact Information

Viva Electronics Incorporated
10F-1, No. 32, Gaotie 2nd Rd., Zhubei City, Hsinchu County, Taiwan, R.O.C.
Tel: 886-3-6579508
Fax: 886-3-6579509
WWW: http://www.viva-elec.com.tw
Sales: sales@viva-elec.com.tw
FAE Support: fae@viva-elec.com.tw