

1 General description

The TJA1042 high-speed CAN transceiver provides an interface between a Controller Area Network (CAN) protocol controller and the physical two-wire CAN bus. The transceiver is designed for high-speedCAN applications in the automotive industry, providing the differential transmit and receive capability to (a microcontroller with) a CAN protocol controller.

The TJA1042 belongs to the new generation of highspeed CAN transceivers and has significant improvements compared to TJA1040. It offers improved ElectroMagnetic Compatibility (EMC) and ElectroStatic Discharge (ESD) performance, and also features:

- Ideal passive behavior to the CAN bus when the supply voltage is off
- A very low-current Standby mode with bus wake-up capability
- TJA1042T/3 and TJA1042TK/3 can be interfaced directly to microcontrollers with supply voltages from 3V to 5V

The TJA1042 implements the CAN physical layer as defined in ISO 11898-2:2016 and SAE J2284-1 to SAE J2284-5. This implementation enables reliable communication in the CAN FD fast phase at data rates up to 5Mbit/s.

These features make the TJA1042 an excellent choice for all types of HS-CAN networks, in nodes that require a low-power mode with wake-up capability via the CAN bus.

2 Features and benefits


- ISO 11898-2:2016 and SAE J2284-1 to SAE J2284-5 compliant
- Timing guaranteed for data rates up to 5 Mbit/s in the CAN FD fast phase
- Suitable for 12 V and 24 V systems
- Low ElectroMagnetic Emission (EME) and high ElectroMagnetic Immunity (EMI)
- V_{IO} input on TJA1042T/3 and TJA1042TK/3 allows for direct interfacing with 3 V to 5 V microcontrollers
- SPLIT voltage output on TJA1042T for stabilizing the recessive bus level
- Available in SO8 package and leadless DFN-8 package (3.0×3.0 mm) with improved Automated Optical Inspection (AOI) capability
- Dark green product (halogen free and Restriction of Hazardous Substances (RoHS) compliant)
- Very low-current Standby mode with host and bus wake-up capability



- Functional behavior predictable under all supply conditions
- Transceiver disengages from the bus when not powered up (zero load)
- Transmit Data (TXD) dominant time-out function
- Bus-dominant time-out function in Standby mode
- Undervoltage detection on pins Vcc and Vio
- High ESD handling capability on the bus pins (±8 kV)
- High voltage robustness on CAN pins (±70 V)
- Bus pins protected against transients in automotive environments
- Thermally protected


3 Applications


- All devices support highly loaded CAN networks
- Industrial automation, control, sensors and drive systems
- Building, security and climate control automation
- Telecom base station status and control




Functional Block Diagram

4 Pinning information






a. TJA1042T: SOP-8



b. TJA1042TK: SOP-8



c. TJA1042T/3: SOP-8

d. TJA1042TK/3: DFN-8

Pin Functions

	Pins	TYP ⁽¹⁾	Resoulation	
Name	No.	1112,-	Description	
TXD	1		CAN transmit data input (LOW for dominant and HIGH for recessive bus states)	
GND	2 ⁽²⁾	GND	Ground connection	
V _{cc}	3	POWER	Transceiver 5V supply voltage	
RXD	4	DIGITAL OUTPUT	CAN receive data output (LOW for dominant and HIGH for recessive bus states)	
NC	5	- 0	No Connect	
V _{IO}	5	P	Transceiver I/O level shifting supply voltage	
CANL	6	AIO	Low level CAN bus input/output line	
CANH	7	AIO	High level CAN bus input/output line	
STB	8		Standby Mode control input (active high)	

⁽¹⁾ I: digital input; O: digital output; AIO: analog input/output; P: power supply; G: ground.

Ordering Information

Order number	Package	Marking	Operation Temperature Range	MSL Grade	Ship,Quantity	Green
TJA1042T-JSM	SOP-8	JSM1042T	-40 to 125°C	3	T&R,2500	Rohs
TJA1042TK-JSM	DFN-8	JSM1042	-40 to 125°C	3	T&R,3000	Rohs
TJA1042T/3-JSM	SOP-8	JSM1042T/3	-40 to 125°C	3	T&R,2500	Rohs
TJA1042TK/3-JSM	DFN-8	A1042/3	-40 to 125°C	3	T&R,3000	Rohs

⁽²⁾ DFN8 package die supply ground is connected to both the GND pin and the exposed center pad. The GND pin must be soldered to board ground. For enhanced thermal and electrical performance, it is recommended that the exposed center pad also be soldered to board ground.

5 Specifications

Absolute Maximum Ratings

See Note (1)

Parameter	Description	MIN	MAX	UNIT
V _{cc}	5V Supply Voltage Range ⁽²⁾	-0.3	7	V
V _{IO}	I/O Level-Shifting Voltage Range	-0.3	7	V
V _{BUS}	CAN Bus I/O voltage range (CANH, CANL)	-70	70	V
Vı	Logic input terminal voltage range (TXD, S)	-0.5	6	V
Vo	Logic output terminal voltage range (RXD)	-0.5	6	V
I _{O(RXD)}	RXD (Receiver) output current	-8	8	mA
T _J	Junction temperature	-55	150	°C
T _{STG}	Storage temperatur	-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2)All voltage values, except differential I/O bus voltages, are with respect to ground terminal.

ESD Ratings

	Test Conditions	VALUE	UNIT
Human Body Model (HBM) ESD stress voltage	All terminals	±8000	V
Human Body Model (HBM) ESD Stress Voltage	CAN bus terminals (CANH, CANL)	±15000	\ \ \
Charged Device Model (CDM) ESD stress voltage	All terminals	±2000	
IEC Contact Discharge (IEC 61000-4-2)	CAN bus terminals (CANH, CANL)	±8000	V

Recommended Operating Conditions

		110	MIN	MAX	UNIT
V _{cc}	5V Bus Supply Voltage Range		4.5	5.5	V
V _{IO}	I/O Level-Shifting Voltage Range		3	5.5	V
I _{OH(RXD)}	RXD terminal HIGH level output current		-2		m A
I _{OL(RXD)}	RXD terminal LOW level output current			2	- mA



Electrical Characteristics

	Parameter		Test Conditions	Min	Typ ⁽¹⁾	Max	Unit	
		Su	pply Characteristics					
, c		Normal mode (dominant)	See Figure 6-1, TXD = 0V, $R_L = 60\Omega$, $C_L = open$, $R_{CM} = open$, $STB = 0V$, Typical Bus Load See Figure 6-1, TXD = 0V, $R_L = 50\Omega$, $C_L = open$, $R_{CM} = open$, STB = 0V,		40	70 80	-	
lcc	5V supply current	Normal mode (dominant–with bus fault)	High Bus Load See Figure 6-1, TXD = 0V, STB = 0V, CANH = -12V, R_L = open, C_L = open, R_{CM} =open			180	mA	
		Normal mode (recessive)	See Figure 6-1, TXD = V_{CC} or V_{IO} , R_L = 50 Ω , C_L = open, R_{CM} = open, STB = 0V		0.6	1.0		
		Standby mode	V_{CC} not needed in Standby mode, See Figure 6-1, TXD = V_{IO} , R_L = 50 Ω , C_L = open, R_{CM} = open, STB = V_{IO}		2.2	5		
	I/O cupply	Normal mode	RXD floating, TXD = STB = 0 or 5.5V		100	300	μΑ	
I _{IO}	I/O supply current	Standby mode	RXD floating, TXD = STB = V_{IO} , $V_{CC} = 0$ or 5.5V		12	17		
UV _{vcc}	Rising under for protecte	voltage detection on V_{cc}	, cill.		3.2	3.4	V	
O V VCC	Falling unde for protecte	rvoltage detection on V_{CC} d mode	All devices	2.8	3.0	3.25	V	
/ _{HYS(UVVCC)}	Hysteresis v	oltage on UV _{VCC}			200		mV	
UV _{VIO}	Undervoltag protected m	e detection on V _{IO} for ode	B. C. SILVA	1.3		2.75	V	
/ _{HYS(UVVIO)}	Hysteresis ve	oltage on UV _{VIO} for ode	Device with V _{IO} pin		80		mV	
		STB Terr	ninal (Mode Select Input)					
	Otala II. de		Devices with V _{IO} pin	0.7V _{IO}				
V _{IH}	High-level input voltage		Devices without V _{IO} pin	2			1 .,	
V 6	Laurel 12	talta aa	Devices with V _{IO} pin	9		0.3V _{IO}	V	
VIL	Low-level in	put voltage	Devices without V _{IO} pin			0.8	1	
I _{IH}	High-level in	put leakage current	STB = V _{CC} = V _{IO} = 5.5V	-2	0	2	<u> </u>	
I _{IL}	Low-level in	put leakage current	STB = 0V, V _{CC} = V _{IO} = 5.5V	-15	-10	-2	μΑ	
I _{LKG(OFF)}	Unpowered	leakage current	STB = 5.5V, V _{CC} = V _{IO} = 0V	-1	0	1		



Electrical Characteristics (continued)

Parameter		Test Conditions	Min	Typ ⁽¹⁾	Max	Unit
	TXD Terr	ninal (CAN Transmit Data Input)			C	
.,	High level innut valtage	Devices with V _{IO} pin	0.7V _{IO}			
V_{IH}	High-level input voltage	Devices without V _{IO} pin	2	1/2		V
	Law lavel input valtage	Devices with V _{IO} pin			0.3V _{IO}	V
V_{IL}	Low-level input voltage	Devices without V _{IO} pin			0.8	
lin	High-level input leakage current	$TXD = V_{CC} = V_{IO} = 5.5V$	-2.5	0	1	
I _{IL}	Low-level input leakage current	TXD = 0V, V _{CC} = V _{IO} = 5.5V	-100	-40	-7	μΑ
I _{LKG(OFF)}	Unpowered leakage current	TXD = 5.5V, V _{CC} = V _{IO} = 0V	-1	0	1	
	RXD Tern	ninal (Can Receive Data Output)				
	High Land Carlo	Devices with V_{10} pin, See Figure 6-2, $I_0 = -2$ mA.	0.8V _{IO}			
V_{OH}	High-level output voltage	Devices without V_{IO} pin, See Figure 6-2, $I_O = -2mA$.	4	4.6	16	\ <u>'</u>
	Low lovel output voltage	Devices with V_{10} pin, See Figure 6-2, $I_0 = +2mA$.		5	0.2V _{IO}	V
V _{OL}	Low-level output voltage	Devices without V_{IO} pin, See Figure 6-2, I_{O} = +2mA.		0.2	0.4	
I _{LKG(OFF)}	Unpowered leakage current	$RXD = 5.5V, V_{CC} = 0V, V_{IO} = 0V$	-1	0	-1	μΑ



Electrical Characteristics (continued)

Parameter			Test Conditions	Min	Typ ⁽¹⁾	Max	Unit
			Driver Electrical Characteristics		c		
V _{O(DOM)}	Bus output voltage	CANH	See Figure 6-1 and Figure 7-3, TXD = 0V,	2.75	3.6	4.5	
	(dominant)	CANL	STB = 0V, $50\Omega \le R_L \le 65\Omega$, C_L = open, R_{CM} = open	0.5	1.4	2.25	
$V_{O(REC)}$	Bus output voltage(recessive)	CANH and CANL	See Figure 6-1 and Figure 7-3, TXD = V_{CC} or V_{IO} , V_{IO} = V_{CC} , STB = $0V_{CL}$ = open (no load), R_{CM} = open	2	0.5V _{CC}	3	
. (4)	b	CANH		-0.1	0	0.1	
,,	Bus output Voltage	CANL	See Figure 6-1 and Figure 7-3,	-0.1	0	0.1	1
V _{O(STB)}	(Standby mode)	CANH - CANL	STB = V_{IO} , R_L = open (no load), R_{CM} = open	-0.2	0	0.2	V
	c		See_Figure 6-1_and Figure 7-3, TXD = 0V, STB = 0V, $45\Omega \le R_L < 50\Omega$, C_L = open, R_{CM} = open	1.4		3	
V _{OD(DOM)}	Differential output voltage (dominant) CANH - See Figure 6-1 and Figure 7-3, TXD = 0V, $ STB = 0V, 50\Omega \leq R_L \leq 65\Omega, C_L = open, R_{CM} = open $ See Figure 6-1 and Figure 7-3, TXD = 0V, $ STB = 0V, R_L = 2240\Omega, C_L = open, R_{CM} = open $			1.5	2.2	3	
		1.5	25.	5			
V	Differential output	CANH -	See Figure 6-1 and Figure 7-3, TXD = V_{CC} , STB = 0V, R_L = 60 Ω , C_L = open, R_{CM} =open	-120		20	mV
V _{OD(REC)}	voltage (recessive)	CANL	See Figure 6-1 and Figure 7-3, TXD = V_{CC} , STB = 0V, R_L = open (no load), C_L = open, R_{CM} = open	-50		50	
V_{SYM}	Output symmetry (dominant or recess (V _{O(CANH)} + V _{O(CANL)}) /		See Figure 6-1 and Figure 8-2, STB at 0V, $R_{term} = 60\Omega$, $C_{split} = 4.7$ nF, $C_L = open$, $R_{CM} = open$, $T_{XD} = 250$ kHz, 1MHz	0.9		1.1	V/V
V_{SYM_DC}	DC Output symmetr (dominant or recess $(V_{CC} - V_{O(CANH)} - V_{O(CANH)})$	sive)	See Figure 6-1 and Figure 7-3, STB = 0V, $R_L = 60\Omega$, $C_L =$ open, $R_{CM} =$ open	-0.4		0.4	V
	Short-circuit steady-state		See Figure 7-3 , STB at 0V, V _{CANH} = -5V to 40V, CANL = open, TXD = 0V	-100	25		- A
I _{OS(SS_DOM)} output current,dominant Normal mode		iiilalit,	See Figure 7-3 , STB at 0V, V _{CANL} = -5V to 40V, CANH = open, TXD = 0V	100			mA
los(ss_rec)	Short-circuit steady- output current,rece Normal mode		See Figure 7-3 , STB at 0V, $-27V \le V_{BUS} \le 32V, \ Where \ V_{BUS} = CANH = CANL, \\ TXD = V_{CC}$	-5		5	mA



Electrical Characteristics (continued)

	Parameter	Test Conditions	Min	Typ ⁽¹⁾	Max	Unit
	Receiv	ver Electrical Characteristics				
V _{CM}	Common mode range, Normal mode	See Figure 6-2 and Table 6-1, STB = 0V	-30	19	+30	V
V _{IT+}	Positive-going input threshold voltage, Normal mode	See Figure 6-2, Table 7-5 and Table 6-1,			900	
V _{IT} -	Negative-going input threshold voltage, Normalmode	$STB = 0V, -20V \le V_{CM} \le +20V$	500			
V _{IT+}	Positive-going input threshold voltage, Normalmode	See Figure 6-2, Table 7-5 and Table 6-1,			1000	mV
V _{IT}	Negative-going input threshold voltage, Normalmode	$STB = 0V, -30V \le V_{CM} \le +30V$	400			16
V _{HYS}	Hysteresis voltage (V _{IT+} - V _{IT-}), Normal mode	See Figure 6-2, Table 7-5 and Table 6-1, STB = 0V		120		
	(S)(S)	Devices with V_{IO} pin, See Figure 6-2, Table 7-5 and Table 6-1, STB = V_{IO} , $4.5V \le V_{IO} \le 5.5V$	-12		12	
V_{CM}	Common mode range, Standby mode	Devices with V_{IO} pin, See <u>Figure 6-2</u> , <u>Table 7-5</u> and <u>Table 6-1</u> , STB = V_{IO} , $3.0V \le V_{IO} \le 4.5V$	-2	90	7	V
	5	Devices without V_{10} pin, SeeFigure 6-2, Table 7-5 and Table 6-1, STB = V_{CC}	-12		12	
/ _{IT(STANDBY)}	Input threshold voltage, Standby mode	STB = V _{CC} or V _{IO}	400		1150	mV
I _{LKG(IOFF)}	Power-off (unpowered) bus input leakage current	CANH = CANL = 5V, V _{CC} = V _{IO} = 0V			4.8	μΑ
R_{ID}	Differential input resistance	$TXD = V_{CC} = V_{IO} = 5V$, $STB = 0V$, $-30V \le V_{CM} \le +30V$		30	50	l ₁ O
R _{IN}	Input resistance (CANH or CANL)			15	25	kΩ
R _{IN(M)}	Input resistance matching: [1 – (R _{IN(CANH)} / R _{IN(CANL)})] × 100%	$V_{CANH} = V_{CANL} = 5V$	-2%		+2%	

⁽¹⁾ All typical values are at 25°C and supply voltages of V_{CC} = 5V and V_{IO} = 5V (if applicable), R_L = 60 Ω .



Switching Characteristics

	Parameter	Test Conditions	Min	Typ(1)	Max	Unit
	Device Switching Charac	teristics	'			
t _{PROP(LOOP1)}	Total loop delay, driver input (TXD) to receiver output (RXD), recessive to dominant	STB = 0V, $R_L = 60\Omega$		110	160	nc
t _{PROP(LOOP2)}	Total loop delay, driver input (TXD) to receiver output (RXD), dominant to recessive	$C_{L} = 100pF$ $C_{L(RXD)} = 15pF$		130	200	ns
t _{MODE}	Mode change time, from Normal to Standby or from Standby to Normal			20	45	μs
. 55	Due wake up filter time	Version with NC pin Standby mode	0.5	1	35	
tflter(wake)bus	Bus wake-up filter time	Version with V _{IO} pin Standby mode	0.5	1.5	5	μs
	Driver Switching Charac	teristics				
t _{pHR}	Propagation delay time, high TXD to driver recessive (dominant to recessive)	SY		80		
t_{pLD}	Propagation delay time, low TXD to driver dominant (recessive to dominant)	See Figure 6-1 STB = 0V, $R_L = 60\Omega$		65		ns
t _{sk(p)}	Pulse skew (tphr - tplD)	C _L = 100pF		15] "
t _R	Differential output signal rise time	R _{CM} = open		45		1
t _F	Differential output signal fall time			45		1
t _{TXD_DTO}	Dominant timeout	STB = $0V$, $R_L = 60\Omega$ $C_L = open$	1.2	2	3.8	ms
	Receiver Switching Chara	cteristics	•			
t _{pRH}	Propagation delay time, bus recessive input to high output (Dominant to Recessive)			55		ns
t_{pDL}	Propagation delay time, bus dominant input to low output (Recessive to Dominant)	STB = 0V		55	S	ns
t _R	RXD Output signal rise time	$C_{L(RXD)} = 15pF$		10		ns
t _F	RXD Output signal fall time			10		ns

⁽¹⁾ All typical values are at 25°C and supply voltages of V_{CC} = 5V and V_{IO} = 5V (if applicable), R_L = 60Ω



6 Parameter Measurement Information




Figure 6-1. Driver Test Circuit and Measurement




Figure 6-2. Receiver Test Circuit and Measurement

Table 6-1. Receiver Differential Input Voltage Threshold Test

	INPUT		OI	UTPUT
V _{CANH}	V _{CANL}	V _{ID}		RXD
-29.5 V	-30.5 V	1000 mV	L	
30.5 V	29.5 V	1000 mV	I	
-19.55 V	-20.45 V	900 mV	L	─ V _{OL}
20.45 V	19.55 V	900 mV	L	
-19.75 V	-20.25 V	500 mV	Н	
20.25 V	19.75 V	500 mV	Н	
-29.8 V	-30.2 V	400 mV	Н	V _{OH}
30.2 V	29.8 V	400 mV	Н	
Open	Open	Х	Н	3




7 Detailed Description

Overview

These CAN transceivers meet the ISO11898-2 (2016) High Speed CAN (Controller Area Network) physical layer standard. They are designed for data rates in excess of 1 Mbps for CAN FD and enhanced timing margin/higher data rates in long and highly-loaded networks. These devices provide many protection features to enhance device and CAN robustness.

Functional Block Diagram



Feature Description

TXD Dominant Timeout (DTO)

During normal mode (the only mode where the CAN driver is active), the TXD DTO circuit prevents the transceiver from blocking network communication in the event of a hardware or software failure where TXD is held dominant longer than the timeout period t_{TXD_DTO} . The DTO circuit timer starts on a falling edge on TXD. The DTO circuit disables the CAN bus driver if no rising edge is seen before the timeout period expires. This frees the bus for communication between other nodes on the network. The CAN driver is re-activated when a recessive signal is seen on the TXD terminal, thus clearing the TXD DTO condition. The receiver and RXD terminal still reflect activity on the CAN bus, and the bus terminals are biased to the recessive level during a TXD dominant timeout.




Figure 7-1. Example Timing Diagram for TXD DTO

Thermal Shutdown (TSD)

If the junction temperature of the device exceeds the thermal shutdown threshold (T_{TSD}), the device turns off the CAN driver circuits thus blocking the TXD-to-bus transmission path. The CAN bus terminals are biased to the recessive level during a thermal shutdown, and the receiver-to-RXD path remains operational. The shutdown condition is cleared when the junction temperature drops at least the thermal shutdown hysteresis temperature (T_{TSD_HYS}) below the thermal shutdown temperature (T_{TSD}) of the device.

Undervoltage Lockout

The supply terminals have undervoltage detection that places the device in protected mode. This protects the bus during an undervoltage event on either the V_{CC} or V_{IO} supply terminals.

Table 7-1. Undervoltage Lockout 5V Only Devices without V_{IO} pin

V _{cc}	Device State ⁽¹⁾	Bus Output	RXD
> UV _{vcc}	Normal	Per TXD	Mirrors Bus ⁽²⁾
< UV _{vcc}	Protected	High Impedance	High Impedance

- (1) See the V_{IT} section of the Electrical Characteristics.
- (2) Mirrors bus state: low if CAN bus is dominant, high if CAN bus is recessive.

Table 7-2. Undervoltage Lockout only I/O Devices with V_{IO} pin

V _{cc}	V _{IO}	Device State	Bus Output	RXD	
> UV _{VCC}	>UV _{VIO}	Normal	Per TXD	Mirrors Bus ⁽¹⁾	
. 1.15.7	< UV _{VCC} > UV _{VIO}	. 107	STB = High: Standby Mode	Recessive	Bus Wake RXD Request ⁽²⁾
< UV _{VCC}		STB = Low: ProtectedMode	High Impedance	High (Recessive)	
> UV _{VCC}	< UV _{VIO}	Protected	High Impedance	High Impedance	
< UV _{vcc}	< UV _{VIO}	Protected	High Impedance	High Impedance	

- (1) Mirrors bus state: low if CAN bus is dominant, high if CAN bus is recessive.
- (2) Refer to Section 7.4.3.1

Unpowered Device

The device is designed to be 'ideal passive' or 'no load' to the CAN bus if it is unpowered. The bus terminals (CANH, CANL) have extremely low leakage currents when the device is unpowered to avoid loading down the bus. This is critical if some nodes of the network are unpowered while the rest of the of network remains in operation. The logic terminals also have extremely low leakage currents when the device is unpowered to avoid loading down other circuits that may remain powered.

Floating Terminals

These devices have internal pull ups on critical terminals to place the device into known states if the terminals float. The TXD terminal is pulled up to V_{CC} or V_{IO} to force a recessive input level if the terminal floats. The STB terminal is also pulled up to force the device into low power Standby mode if the terminal floats.

CAN Bus Short Circuit Current Limiting

The device has two protection features that limit the short circuit current when a CAN bus line is short-circuit fault condition: driver current limiting (both dominant and recessive states) and TXD dominant state time out to prevent permanent higher short circuit current of the dominant state during a system fault. During CAN communication the bus switches between dominant and recessive states, thus the short circuit current may be viewed either as the instantaneous current during each bus state or as an average current of the two states.

Digital Inputs and Outputs

Devices without V_{IO} pin:

The 5V V_{CC} only devices are supplied by a single 5V rail. The digital inputs have TTL input thresholds and are therefore 5V and 3.3V compatible. The RXD outputs on these devices are driven to the V_{CC} rail for logic high output. Additionally, the TXD and STB pins are internally pulled up to V_{CC} . The internal bias of the mode pins may only place the device into a known state if the terminals float, they may not be adequate for system-level biasing during transients or noisy environments.

Devices with V_{IO} pin:

These devices use a 5V V_{CC} power supply for the CAN driver and high speed receiver blocks. These transceivers have a second power supply for I/O level-shifting (V_{IO}). This supply is used to set the CMOS input thresholds of the TXD and STB pins and the RXD high level output voltage. Additionally, the internal pull ups on TXD and STB are pulled up to V_{IO} .

Device Functional Modes

The device has two main operating modes: Normal mode and Standby mode. Operating mode selection is made via the STB input terminal.

Table 7-3. Operating Modes

Tame For operating motion							
	Mode	STB Terminal	RXD				
Mode		316 Terminal	LOW	HIGH			
Norm	al Mode	LOW	Bus dominant	Bus recessive			
Stand	by Mode	HIGH	Wake-up request detected	No wake-up request detected			

CAN Bus States

The CAN bus has two states during powered operation of the device: dominant and recessive. A dominant bus state is when the bus is driven differentially, corresponding to a logic low on the TXD and RXD terminal. A recessive bus state is when the bus is biased to $V_{CC}/2$ via the high-resistance internal input resistors R_{IN} of the receiver, corresponding to a logic high on the TXD and RXD terminals.





Figure 7-2. Bus States (Physical Bit Representation)



- A: Normal Modes
- B: Standby Mode (Low Power)

Figure 7-3. Bias Unit (Recessive Common Mode Bias) and Receiver

Normal Mode

Select the Normal mode of device operation by setting STB terminal low. The CAN driver and receiver are fully operational and CAN communication is bi-directional. The driver translates a digital input on TXD to a differential output on CANH and CANL. The receiver translates the differential signal from CANH and CANL to a digital output on RXD.

Standby Mode

A HIGH level on pin STB selects Standby mode. in Standby mode, the transceiver is notable to transmit or correctly receive data via the bus lines. The transmitter and Normal-mode receiver blocks are switched off to reduce supply current, and only a low-power differential receiver monitors the bus lines for activity. The wake-up filter on the output of the low-power receiver does not latch bus dominant states, but ensures that only bus dominant and bus recessive states that persist longer than t_{fltr(wake)bus} are reflected on pin RXD.

In Standby mode, the bus lines are biased to ground to minimize the system supply current. The low-power receiver is supplied by V_{IO} , and is capable of detecting CAN bus activity even if V_{IO} is the only supply voltage available. When pin RXD goes LOW to signal wake-up request, a transition to Normal mode will not be triggered until STB is forced LOW.




Figure 7-4. Wake Up Pattern (WUP)

Driver and Receiver Function Tables

Table 7-4. Driver Function Table

Davisa	Inputs		Outputs		Driven Bus State	
Device	STB ⁽¹⁾	TXD ^{(1) (2)}	CANH ⁽¹⁾	CANL ⁽¹⁾	Driven Bus State	
	L	L	Н	L	Dominant	
All Devices		H or Open	Z	Z	Recessive	
	H or Open	X	Z	Z	Recessive	

⁽¹⁾ H = high level, L = low level, X = irrelevant, Z = common mode (recessive) bias to $V_{CC}/2$. See CAN Bus States for bus state and common mode bias information.

Table 7-5. Receiver Function Table

Device mode	CAN Differential Inputs V _{ID} =V _{CANH} - V _{CANL}	Bus State	RXD Terminal ⁽¹⁾
	$V_{ID} \ge V_{IT+(MAX)}$	Dominant	L ⁽²⁾
Name	$V_{IT-\{MIN\}} < V_{ID} < V_{IT+\{MAX\}}$?	?(2)
Normal	$V_{ID} \le V_{IT-(MIN)}$	Recessive	H ⁽²⁾
,cV	Open (V _{ID} ≈ 0V)	Open	Н

⁽¹⁾ H = high level, L = low level, ? = indeterminate.

8 Application and Implementation

Application Information

These CAN transceivers are typically used in applications with a host microprocessor or FPGA that includes the data link layer portion of the CAN protocol. Below are typical application configurations for both 5V and 3.3V microprocessor applications. The bus termination is shown for illustrative purposes.

⁽²⁾ Devices have an internal pull up to V_{CC} or V_{IO} on TXD terminal. If the TXD terminal is open, the terminal is pulled high and the transmitter remain in recessive (non-driven) state.

⁽²⁾ See Receiver Electrical Characteristics section for input thresholds.

Typical Applications




Figure 8-1. Typical CAN Bus Application

Design Requirements

Bus Loading, Length and Number of Nodes

The ISO 11898-2 Standard specifies a maximum bus length of 40 m and maximum stub length of 0.3 m. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes to a bus. A large number of nodes requires transceivers with high input impedance such as the TJA1042 family of transceivers.

Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO 11898-2. They have made system-level trade-offs for data rate, cable length, and parasitic loading of the bus. Examples of some of these specifications are ARINC825, CANopen, DeviceNet and NMEA2000.

The TJA1042 family is specified to meet the 1.5V requirement with a 50Ω load, incorporating the worst case including parallel transceivers. The differential input resistance of the TJA1042 family is a minimum of $30k\Omega$. If 100 TJA1042 family transceivers are in parallel on a bus, this is equivalent to a 300Ω differential load worst case. That transceiver load of 300Ω in parallel with the 60Ω gives an equivalent loading of 50Ω . Therefore, the TJA1042 family theoretically supports up to 100 transceivers on a single bus segment. However, for CAN network design margin must be given for signal loss across the system and cabling, parasitic loadings, network imbalances, ground offsets and signal integrity thus a practical maximum number of nodes is typically much lower. Bus length may also be extended beyond the original ISO 11898 standard of 40 m by careful system design and data rate tradeoffs. For example, CANopen network design guidelines allow the network to be up to 1 km with changes in the termination resistance, cabling, less than 64 nodes and significantly lowered data rate.

This flexibility in CAN network design is one of the key strengths of the various extensions and additional standards that have been built on the original ISO 11898-2 CAN standard. In using this flexibility comes the responsibility of good network design and balancing these tradeoffs.



Detailed Design Procedures CAN Termination

The ISO 11898 standard specifies the interconnect to be a twisted pair cable (shielded or unshielded) with 120Ω characteristic impedance (Z_0). Resistors equal to the characteristic impedance of the line should be used to terminate both ends of the cable to prevent signal reflections. Unterminated drop lines (stubs) connecting nodes to the bus should be kept as short as possible to minimize signal reflections. The termination may be on the cable or in a node, but if nodes may be removed from the bus, the termination must be carefully placed so that two terminations always exist on the network.

Termination may be a single 120Ω resistor at the end of the bus, either on the cable or in a terminating node. If filtering and stabilization of the common mode voltage of the bus is desired, then split termination may be used. (See <u>Figure 8-2</u>). Split termination improves the electromagnetic emissions behavior of the network by eliminating fluctuations in the bus common-mode voltages at the start and end of message transmissions.





Figure 8-2. CAN Bus Termination Concepts

The family of transceivers have variants for both 5V only applications and applications where level shifting is needed for a 3.3V microcontroller.








Figure 8-4. Typical CAN Bus Application Using 3.3V CAN Controller

9 Power Supply Recommendations

These devices are designed to operate from a V_{CC} input supply voltage range between 4.5V and 5.5V. Some devices have an output level shifting supply input, V_{IO} , designed for a range between 3V and 5.5V. Both supply inputs must be well regulated. A bulk capacitance, typically 4.7 μ F, should be placed near the CAN transceiver's main V_{CC} supply output, and in addition a bypass capacitor, typically 0.1 μ F, should be placed as close to the device V_{CC} and V_{IO} supply terminals. This helps to reduce supply voltage ripple present on the outputs of the switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes and traces.

10 Layout

Robust and reliable bus node design often requires the use of external transient protection device in order to protect against EFT and surge transients that may occur in industrial environments. Because ESD and transients have a wide frequency bandwidth from approximately 3 MHz to 3 GHz, high-frequency layout techniques must be applied during PCB design. The family comes with high on-chip IEC ESD protection, but if higher levels of system level immunity are desired external TVS diodes can be used. TVS diodes and bus filtering capacitors should be placed as close to the on-board connectors as possible to prevent noisy transient events from propagating further into the PCB and system.



Layout Guidelines

 Place the protection and filtering circuitry as close to the bus connector, J1, to prevent transients, ESD and noise from propagating onto the board. In this layout example a transient voltage suppression (TVS) device, D1, has been used for added protection. The production solution can be either bi-directional TVS diode or varistor with ratings matching the application requirements. This example also shows optional bus filter capacitors C4 and C5. Additionally (not shown) a series common mode choke (CMC) can be placed on the CANH and CANL lines between the transceiver U1 and connector J1.

TJA1042 Series

- Design the bus protection components in the direction of the signal path. Do not force the transient current to divert from the signal path to reach the protection device.
- Use supply (V_{CC}) and ground planes to provide low inductance.
- Use at least two vias for supply (Vcc) and ground connections of bypass capacitors and protection devices to minimize trace and via inductance.
- Bypass and bulk capacitors should be placed as close as possible to the supply terminals of transceiver, examples are C1, C2 on the V_{CC} supply and C6 and C7 on the V_{IO} supply.
- Bus termination: this layout example shows split termination. This is where the termination is split into two resistors, R6 and R7, with the center or split tap of the termination connected to ground via capacitor C3. Split termination provides common mode filtering for the bus. When bus termination is placed on the board instead of directly on the bus, additional care must be taken to ensure the terminating node is not removed from the bus thus also removing the termination. See the application section for information on power ratings needed for the termination resistor(s).
- To limit current of digital lines, serial resistors may be used. Examples are R2, R3, and R4. These are not required.
- Terminal 1: R1 is shown optionally for the TXD input of the device. If an open drain host processor is used, this is mandatory to ensure the bit timing into the device is met.
- \bullet Terminal 5: For devices in this series with V_{10} ports, bypass capacitors should be placed as close to the pin as possible (example C6 and C7). For device options without V_{10} I/O level shifting, this pin is not internally connected and can be left floating or tied to any existing net, for example a split pin connection.
- Terminal 8: is shown assuming the mode terminal, STB, will be used. If the device will only be used in normal mode, R4 is not needed and R5 could be used for the pull down resistor to GND.

Layout Example





Figure 10-1. Layout Example



SOP8 Package Outlines




SOIC-8 Package Dimensions

Size Symbol	MIN(mm)	TYP(mm)	MAX(mm)	Size Symbol	MIN(mm)	TYP(mm)	MAX(mm)
Α	-	-	1.75	D	4.70	4.90	5.10
A1	0.10	-	0.225	E	5.80	6.00	6.20
A2	1.30	1.40	1.50	E1	3.70	3.90	4.10
A3	0.60	0.65	0.70	е	CI	1.27BSC	
b	0.39	-	0.48	h	0.25	_	0.50
b1	0.38	0.41	0.43	L		0.50	•
С	0.21		0.26	L1	1.05BSC		
c1	0.19	0.20	0.21	θ	0	_	8°



DFN8-EP(3x3)



COMMON DIMENSIONS (UNITS OF MEASURE=MILLIMETER)

SYMBOL	MIN	NOM	MAX
A	0.70	0.75	0.80
A1	0.00	.,5	0.05
b	0.23	0.28	0.33
С		0.203REF	·
D	2.925	3.00	3.075
D1	1.40	1.50	1.60
E	2.925	3.00	3.075
E1	2.20	2.30	2.40
е	25	0.650BSC	(5)
L	0.25	0.30	0.35

Revision History

Rev.	Change	Date
V1.0	First-generation version	4/25/2023
		2

Important Notice

JSMSEMI Semiconductor (JSMSEMI) PRODUCTS ARE NEITHER DESIGNED NOR INTENDED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS UNLESS THE SPECIFIC JSMSEMI PRODUCTS ARE SPECIFICALLY DESIGNATED BY JSMSEMI FOR SUCH USE. BUYERS ACKNOWLEDGE AND AGREE THAT ANY SUCH USE OF JSMSEMI PRODUCTS WHICH JSMSEMI HAS NOT DESIGNATED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS IS SOLELY AT THE BUYER'S RISK.

JSMSEMI assumes no liability for application assistance or customer product design. Customers are responsible for their products and applications using JSMSEMI products.

Resale of JSMSEMI products or services with statements different from or beyond the parameters stated by JSMSEMI for that product or service voids all express and any implied warranties for the associated JSMSEMI product or service. JSMSEMI is not responsible or liable for any such statements.

JSMSEMI All Rights Reserved. Information and data in this document are owned by JSMSEMI wholly and may not be edited, reproduced, or redistributed in any way without the express written consent from JSMSEMI. For additional information please contact Kevin@ jsmsemi.com or visit www.jsmsemi.com