

## Precision, 11MHz, Low-Noise, RRIO, CMOS Amplifiers


### Features and Benefits

- Low Input Offset Voltage:  $\pm 0.35$  mV Maximum
- Wide Unity-Gain Bandwidth: 11 MHz
- High Slew Rate: 11 V/ $\mu$ s
- Fast Settling: 0.26  $\mu$ s to 0.1%
- Low Noise: 8 nV/ $\sqrt{\text{Hz}}$  at 10 kHz
- Rail-to-Rail Input and Output
- Internal RF/EMI Filter
- Single 1.8 V to 5.5 V Supply Voltage Range at 0 °C to 70 °C
- Low Supply Current: 750  $\mu$ A at 5V Supply Per Amplifier
- Extended Temperature Range: -40°C to +125°C

### Applications

- Battery-Powered Instruments:
  - Consumer, Industrial, Medical, Notebooks
- Audio Outputs
- Motor Phase Current Sense
- Photodiode Amplification
- Sensor Signal Conditioning:
  - Sensor Interfaces, Loop-Powered, Active Filters

### Pin Configurations (Top View)



## Pin Description

Symbol	Description
-IN	Inverting input of the amplifier. The voltage range is from ( $V_{S-} - 0.1V$ ) to ( $V_{S+} + 0.1V$ ).
+IN	Non-inverting input of the amplifier. This pin has the same voltage range as -IN.
+V <sub>S</sub>	Positive power supply.
-V <sub>S</sub>	Negative power supply.
OUT	Amplifier output.

## Ordering Information

Type Number	Package Name	Package Quantity	Marking Code <sup>(1)</sup>
AD8605ARTZ-REEL7	SOT23-5L	Tape and Reel, 3 000	AH1I
AD8605ARTZ	SC70-5L	Tape and Reel, 3 000	AH1I
AD8606AR	DFN2x2-8L	Tape and Reel, 3 000	AH2T
AD8606ARZ	SOIC-8L	Tape and Reel, 4 000	AH2IX
AD8606ARZB	MSOP-8L	Tape and Reel, 3 000	AH2T
AD8606BRZ	TSSOP-8L	Tape and Reel, 3 000	AH2T
AD8608ARC	SOIC-14L	Tape and Reel, 2 500	AH4IX
AD8608ARCB	QFN3x3-16L	Tape and Reel, 3 000	AH4T
AD8608ARCBT	TSSOP-14L	Tape and Reel, 3 000	AH4IX

<sup>(1)</sup> There may be multiple device markings, a varied marking character of "x", or additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

## Limiting Value

In accordance with the Absolute Maximum Rating System (IEC 60134).

Parameter	Absolute Maximum Rating
Supply Voltage, V <sub>S+</sub> to V <sub>S-</sub>	10.0 V
Signal Input Terminals: Voltage, Current	V <sub>S-</sub> - 0.5 V to V <sub>S+</sub> + 0.5 V, ±10 mA
Output Short-Circuit	Continuous
Storage Temperature Range, T <sub>stg</sub>	-65 °C to +150 °C
Junction Temperature, T <sub>j</sub>	150 °C
Lead Temperature Range (Soldering 10 sec)	260 °C

## ESD Rating

Parameter	Item	Value	Unit
Electrostatic Discharge Voltage	Human body model (HBM), per MIL-STD-883J / Method 3015.9 <sup>(1)</sup>	± 5 000	V
	Charged device model (CDM), per ESDA/JEDEC JS-002-2014 <sup>(2)</sup>	± 2 000	
	Machine model (MM), per JESD22-A115C	± 250	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible if necessary precautions are taken.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible if necessary precautions are taken.

## Electrical Characteristics

$V_S = 5.0V$ ,  $T_A = +25^{\circ}C$ ,  $V_{CM} = V_S/2$ ,  $V_O = V_S/2$ , and  $R_L = 10k\Omega$  connected to  $V_S/2$ , unless otherwise noted.

**Boldface limits apply over the specified temperature range,  $T_A = -40$  to  $+125^{\circ}C$ .**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
OFFSET VOLTAGE						
V <sub>OS</sub>	Input offset voltage	AD8605/8606		± 0.10	± 0.35	mV
		AD8608		± 0.12	± 0.50	
V <sub>OS</sub> TC	Offset voltage drift	T <sub>A</sub> = −40 to +125 °C		±1	2.3	μV/°C
PSRR	Power supply rejection ratio	V <sub>S</sub> = 2.0 to 5.5 V, V <sub>CM</sub> < V <sub>S+</sub> − 2V	95	110		dB
		T <sub>A</sub> = −40 to +125 °C	82			
INPUT BIAS CURRENT						
I <sub>B</sub>	Input bias current			1		pA
		T <sub>A</sub> = +85 °C		150		
		T <sub>A</sub> = +125 °C		500		
I <sub>OS</sub>	Input offset current			1		pA
NOISE						
V <sub>n</sub>	Input voltage noise	f = 0.1 to 10 Hz		3		μV <sub>P-P</sub>
e <sub>n</sub>	Input voltage noise density	f = 100 Hz		19		nV/√Hz
		f = 10 kHz		8		
I <sub>n</sub>	Input current noise density	f = 1 kHz		3		fA/√Hz
INPUT VOLTAGE						
V <sub>CM</sub>	Common-mode voltage range		V <sub>S−</sub> −0.1		V <sub>S+</sub> +0.1	V
CMRR	Common-mode rejection ratio	V <sub>S</sub> = 5.5 V, V <sub>CM</sub> = −0.1 to 5.6 V	80	96		dB
		V <sub>CM</sub> = 0 to 5.3 V, T <sub>A</sub> = −40 to +125 °C	75			
		V <sub>S</sub> = 2.0 V, V <sub>CM</sub> = −0.1 to 2.1 V	76	90		
		V <sub>CM</sub> = 0 to 1.8 V, T <sub>A</sub> = −40 to +125 °C	70			
INPUT IMPEDANCE						
C <sub>IN</sub>	Input capacitance	Differential		2.0		pF
		Common mode		3.5		
OPEN-LOOP GAIN						
A <sub>VOL</sub>	Open-loop voltage gain	R <sub>L</sub> = 10 kΩ, V <sub>O</sub> = 0.05 to 3.5 V	97	105		dB
		T <sub>A</sub> = −40 to +125 °C	87			
		R <sub>L</sub> = 600 Ω, V <sub>O</sub> = 0.15 to 3.5 V	85	90		
		T <sub>A</sub> = −40 to +125 °C	75			
FREQUENCY RESPONSE						
GBW	Gain bandwidth product			11		MHz
SR	Slew rate	G = +1, C <sub>L</sub> = 100 pF, V <sub>O</sub> = 1.5 to 3.5 V		11		V/μs
THD+N	Total harmonic distortion + noise	G = +1, f = 1 kHz, V <sub>O</sub> = 0.5 V <sub>RMS</sub>		0.0005		%
t <sub>S</sub>	Settling time	To 0.1%, G = +1, 1V step		0.26		μs
		To 0.01%, G = +1, 1V step		0.34		
t <sub>OR</sub>	Overload recovery time	V <sub>IN</sub> * Gain > V <sub>S</sub>		0.3		μs

## Electrical Characteristics (continued)


$V_S = 5.0V$ ,  $T_A = +25^{\circ}C$ ,  $V_{CM} = V_S/2$ ,  $V_O = V_S/2$ , and  $R_L = 10k\Omega$  connected to  $V_S/2$ , unless otherwise noted.

**Boldface limits apply over the specified temperature range,  $T_A = -40$  to  $+125^{\circ}C$ .**


Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
OUTPUT						
V <sub>OH</sub>	High output voltage swing	R <sub>L</sub> = 10 kΩ	V <sub>S+</sub> -12	V <sub>S+</sub> -8		mV
		R <sub>L</sub> = 600 Ω	V <sub>S+</sub> -180	V <sub>S+</sub> -125		
V <sub>OL</sub>	Low output voltage swing	R <sub>L</sub> = 10 kΩ		V <sub>S-</sub> +6	V <sub>S-</sub> +9	mV
		R <sub>L</sub> = 600 Ω		V <sub>S-</sub> +90	V <sub>S-</sub> +130	
I <sub>SC</sub>	Short-circuit current			± 75		mA
POWER SUPPLY						
V <sub>S</sub>	Operating supply voltage	T <sub>A</sub> = 0 to +70 °C	1.8		5.5	V
		T <sub>A</sub> = -40 to +125 °C	2.0		5.5	
I <sub>Q</sub>	Quiescent current (per amplifier)	V <sub>S</sub> = 2.0 V		625	760	μA
		V <sub>S</sub> = 5.0 V		750	930	
THERMAL CHARACTERISTICS						
T <sub>A</sub>	Operating temperature range		-40		+125	°C
θ <sub>JA</sub>	Package Thermal Resistance	SC70-5L		333		°C/W
		SOT23-5L		190		
		MSOP-8L		216		
		TSSOP-8L		160		
		SOIC-8L		125		
		TSSOP-14L		112		
		SOIC-14L		115		

## Typical Performance Characteristics


At  $T_A = +25^\circ\text{C}$ ,  $V_{CM} = V_S/2$ , and  $R_L = 10\text{k}\Omega$  connected to  $V_S/2$ , unless otherwise noted.




Offset Voltage Production Distribution




Input Voltage Noise Spectral Density as a function of Frequency.




Common-mode Rejection Ratio as a function of Frequency.



Power Supply Rejection Ratio as a function of Frequency.




Open-loop Gain and Phase as a function of Frequency.




Quiescent Current as a function of Supply Voltage.

## Typical Performance Characteristics (continued)


At  $T_A = +25^\circ\text{C}$ ,  $V_{CM} = V_S/2$ , and  $R_L = 10\text{k}\Omega$  connected to  $V_S/2$ , unless otherwise noted.




Quiescent Current as a function of Temperature.




Quiescent Current as a function of Input Common-mode Voltage.




Output Voltage Swing as a function of Output Current.



Short-circuit Current as a function of Supply Voltage.




Short-circuit Current as a function of Temperature.




Large Signal Step Response.

## Typical Performance Characteristics (continued)

At  $T_A = +25^\circ\text{C}$ ,  $V_{CM} = V_S/2$ , and  $R_L = 10\text{k}\Omega$  connected to  $V_S/2$ , unless otherwise noted.



Small Signal Step Response (500 mV).



Small Signal Step Response (500 mV).

## Application Notes

The AD860X is a family of low-power, rail-to-rail input and output operational amplifiers specifically designed for portable applications. These devices operate from 1.8 V to 5.5 V at the temperature range of 0 °C to 70 °C, are unity-gain stable, and suitable for a wide range of general-purpose applications. The class AB output stage is capable of driving  $\leq 10\text{-k}\Omega$  loads connected to any point between  $V_{S+}$  and ground. The input common-mode voltage range includes both rails, and allows the AD860X family to be used in virtually any single-supply application. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications, and makes them ideal for driving sampling analog-to-digital converters (ADCs).

The AD860X features 11-MHz bandwidth and 11  $\text{-V}/\mu\text{s}$  slew rate with only 750- $\mu\text{A}$  supply current per amplifier, providing good ac performance at very low power consumption. DC applications are also well served with a low input noise voltage of 8-nV/ $\sqrt{\text{Hz}}$  at 1-kHz, low input bias current, and an input offset voltage of 0.35-mV maximum. The typical offset voltage drift is 1- $\mu\text{V}/^\circ\text{C}$ , over the full temperature range the input offset voltage changes only 100- $\mu\text{V}$  (0.35-mV to 0.45-mV).

### OPERATING VOLTAGE

The AD860X family is optimized for operation at voltages as low as +1.8 V ( $\pm 0.9\text{ V}$ ) and up to +5.5 V ( $\pm 2.75\text{ V}$ ) at the temperature range of 0 °C to 70 °C, and fully specified and ensured for operation from 2.0 V to 5.5 V ( $\pm 1.0\text{ V}$  to  $\pm 2.75\text{ V}$ ). In addition, many specifications apply from  $-40\text{ }^\circ\text{C}$  to  $+125\text{ }^\circ\text{C}$ . Parameters that vary significantly with operating voltages or temperature are illustrated in the Typical Characteristics graphs.

NOTE: Supply voltages ( $V_{S+}$  to  $V_{S-}$ ) higher than +10 V can permanently damage the device.

### RAIL-TO-RAIL INPUT

The input common-mode voltage range of the AD860X series extends 100-mV beyond the negative and positive supply rails. This performance is achieved with a complementary input stage: an N-channel input differential pair in parallel with a P-channel differential pair. The N-channel pair is active for input voltages close to the positive rail, typically  $V_{S+}-1.4\text{ V}$  to the positive supply, whereas the P-channel pair is active for inputs from 100-mV below the negative supply to approximately  $V_{S+}-1.4\text{ V}$ . There is a small transition region, typically  $V_{S+}-1.2\text{ V}$  to  $V_{S+}-1\text{ V}$ , in which both pairs are on. This 200-mV transition region can vary up to 200-mV with process variation. Thus, the transition region (both stages on) can range from  $V_{S+}-1.4\text{ V}$  to  $V_{S+}-1.2\text{ V}$  on the low end, up to  $V_{S+}-1\text{ V}$  to  $V_{S+}-0.8\text{ V}$  on the high end. Within this transition region, PSRR, CMRR, offset voltage, offset drift, and

THD can be degraded compared to device operation outside this region.

The typical input bias current of the AD860X during normal operation is approximately 1-pA. In overdriven conditions, the bias current can increase significantly. The most common cause of an overdriven condition occurs when the operational amplifier is outside of the linear range of operation. When the output of the operational amplifier is driven to one of the supply rails, the feedback loop requirements cannot be satisfied and a differential input voltage develops across the input pins. This differential input voltage results in activation of parasitic diodes inside the front-end input chopping switches that combine with electromagnetic interference (EMI) filter resistors to create the equivalent circuit. Notice that the input bias current remains within specification in the linear region.

### INPUT EMI FILTER AND CLAMP CIRCUIT

Figure 1 shows the input EMI filter and clamp circuit. The AD860X op-amps have internal ESD protection diodes (D1, D2, D3, and D4) that are connected between the inputs and each supply rail. These diodes protect the input transistors in the event of electrostatic discharge and are reverse biased during normal operation. This protection scheme allows voltages as high as approximately 500-mV beyond the rails to be applied at the input of either terminal without causing permanent damage. These ESD protection current-steering diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 20-mA as stated in the Absolute Maximum Ratings.




Figure 1. Input EMI Filter and Clamp Circuit

Operational amplifiers vary in susceptibility to EMI. If conducted EMI enters the operational amplifier, the dc offset at the amplifier output can shift from its nominal value when EMI is present. This shift is a result of signal rectification associated with the internal semiconductor junctions. Although all operational amplifier pin functions can be affected by EMI, the input pins are likely to be the most susceptible. The EMI filter of the AD860X family is

## Application Notes (continued)

composed of two 5-k $\Omega$  input series resistors ( $R_{S1}$  and  $R_{S2}$ ), two common-mode capacitors ( $C_{CM1}$  and  $C_{CM2}$ ), and a differential capacitor ( $C_{DM}$ ). These RC networks set the -3 dB low-pass cutoff frequencies at 35-MHz for common-mode signals, and at 22-MHz for differential signals.

### RAIL-TO-RAIL OUTPUT

Designed as a micro-power, low-noise operational amplifier, the AD860X delivers a robust output drive capability. A class AB output stage with common-source transistors is used to achieve full rail-to-rail output swing capability. For resistive loads up to 100-k $\Omega$ , the output swings typically to within 5-mV of either supply rail regardless of the power-supply voltage applied. Different load conditions change the ability of the amplifier to swing close to the rails. For resistive loads up to 600- $\Omega$ , the output swings typically to within 125-mV of the positive supply rail and within 90-mV of the negative supply rail.

### CAPACITIVE LOAD AND STABILITY

The AD860X family can safely drive capacitive loads of up to 300-pF in any configuration. As with most amplifiers, driving larger capacitive loads than specified may cause excessive overshoot and ringing, or even oscillation. A heavy capacitive load reduces the phase margin and causes the amplifier frequency response to peak. Peaking corresponds to overshooting or ringing in the time domain. Therefore, it is recommended that external compensation be used if the AD860X op-amps must drive a load exceeding 300-pF. This compensation is particularly important in the unity-gain configuration, which is the worst case for stability.

A quick and easy way to stabilize the op-amp for capacitive load drive is by adding a series resistor,  $R_{ISO}$ , between the amplifier output terminal and the load capacitance, as shown in Figure 2.  $R_{ISO}$  isolates the amplifier output and feedback network from the capacitive load. The bigger the  $R_{ISO}$  resistor value, the more stable  $V_{OUT}$  will be. Note that this method results in a loss of gain accuracy because  $R_{ISO}$  forms a voltage divider with the  $R_L$ .




Figure 2. Indirectly Driving Heavy Capacitive Load

An improvement circuit is shown in Figure 3. It provides DC accuracy as well as AC stability. The  $R_F$  provides the DC accuracy by connecting the inverting

signal with the output.

The  $C_F$  and  $R_{ISO}$  serve to counteract the loss of phase margin by feeding the high frequency component of the output signal back to the amplifier's inverting input, thereby preserving phase margin in the overall feedback loop.

For no-buffer configuration, there are two others ways to increase the phase margin: (a) by increasing the amplifier's gain, or (b) by placing a capacitor in parallel with the feedback resistor to counteract the parasitic capacitance associated with inverting node.




Figure 3. Indirectly Driving Heavy Capacitive Load with DC Accuracy

### OVERLOAD RECOVERY

Overload recovery is defined as the time required for the operational amplifier output to recover from a saturated state to a linear state. The output devices of the operational amplifier enter a saturation region when the output voltage exceeds the rated operating voltage, either because of the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return back to the linear state. After the charge carriers return back to the linear state, the device begins to slew at the specified slew rate. Thus, the propagation delay in case of an overload condition is the sum of the overload recovery time and the slew time. The overload recovery time for the AD860X family is approximately 0.3- $\mu$ s.

### EMI REJECTION RATIO

Circuit performance is often adversely affected by high frequency EMI. When the signal strength is low and transmission lines are long, an op-amp must accurately amplify the input signals. However, all op-amp pins — the non-inverting input, inverting input, positive supply, negative supply, and output pins — are susceptible to EMI signals. These high frequency signals are coupled into an op-amp by various means, such as conduction, near field radiation, or far field radiation. For example, wires and printed circuit board (PCB) traces can act as antennas and pick up high frequency EMI signals.

## Application Notes (continued)

Amplifiers do not amplify EMI or RF signals due to their relatively low bandwidth. However, due to the nonlinearities of the input devices, op-amps can rectify these out of band signals. When these high frequency signals are rectified, they appear as a dc offset at the output.

The AD860X op-amps have integrated EMI filters at their input stage. A mathematical method of measuring EMIRR is defined as follows:

$$EMIRR = 20 \log (V_{IN\_PEAK} / \Delta V_{OS})$$

### INPUT-TO-OUTPUT COUPLING

To minimize capacitive coupling, the input and output signal traces should not be parallel. This helps reduce unwanted positive feedback.

### MAXIMIZING PERFORMANCE THROUGH PROPER LAYOUT

To achieve the maximum performance of the extremely high input impedance and low offset voltage of the AD860X op-amps, care is needed in laying out the circuit board. The PCB surface must remain clean and free of moisture to avoid leakage currents between adjacent traces. Surface coating of the circuit board reduces surface moisture and provides a humidity barrier, reducing parasitic resistance on the board. The use of guard rings around the amplifier inputs further reduces leakage currents. Figure 4 shows proper guard ring configuration and the top view of a surface-mount layout. The guard ring does not need to be a specific width, but it should form a continuous loop around both inputs. By setting the guard ring voltage equal to the voltage at the non-inverting input, parasitic capacitance is minimized as well. For further reduction of leakage currents, components can be mounted to the PCB using Teflon standoff insulators.




Figure 4. Use a guard ring around sensitive pins

Other potential sources of offset error are thermoelectric voltages on the circuit board. This voltage, also called Seebeck voltage, occurs at the junction of two dissimilar metals and is proportional to the temperature of the junction. The most common metallic junctions on a circuit board are solder-to-board trace and solder-to-component lead. If the temperature of the PCB at one end of the component is different from the temperature at the other end, the resulting Seebeck voltages are not equal,

resulting in a thermal voltage error.

This thermocouple error can be reduced by using dummy components to match the thermoelectric error source. Placing the dummy component as close as possible to its partner ensures both Seebeck voltages are equal, thus canceling the thermocouple error. Maintaining a constant ambient temperature on the circuit board further reduces this error. The use of a ground plane helps distribute heat throughout the board and reduces EMI noise pickup.

## Typical Application Circuits

### ACTIVE FILTER

The AD860X family is well-suited for active filter applications that require a wide bandwidth, fast slew rate, low-noise, single-supply operational amplifier. Figure 5 shows a 500-kHz, second-order, low-pass filter using the multiple-feedback (MFB) topology. The components have been selected to provide a maximally-flat Butterworth response. Beyond the cut-off frequency, roll-off is  $-40$  dB/dec. The Butterworth response is ideal for applications that require predictable gain characteristics, such as the anti-aliasing filter used in front of an ADC.




Figure 5. Second-Order, Butterworth, 500-kHz Low-Pass Filter

One point to observe when considering the MFB filter is that the output is inverted, relative to the input. If this inversion is not required, or not desired, a non-inverting output can be achieved through one of these options:

1. adding an inverting amplifier;
2. adding an additional second-order MFB stage; or
3. using a non-inverting filter topology, such as the Sallen-Key (shown in Figure 6).




Figure 6. Configured as a Three-Pole, 20-kHz, Sallen-Key Filter

### MOTOR PHASE CURRENT SENSING

The current sensing amplification shown in Figure 7 has a slew rate of  $2\pi fV_{PP}$  for the output of sine wave signal, and has a slew rate of  $2fV_{PP}$  for the output of triangular wave signal. In most of motor control systems, the PWM frequency is at 10 kHz to 20 kHz, and one cycle time is 100  $\mu$ s for a 10 kHz of PWM frequency. In current shunt monitoring for a motor phase, the phase current is converted to a phase voltage signal for ADC sampling. This sampling voltage signal must be settled before entering the ADC. As the Figure 7 shown, the total settling time of a current shunt monitor circuit includes: the rising edge delay time ( $t_{SR}$ ) due to the op-amp's slew rate, and the measurement settling time ( $t_{SET}$ ). For a 2-shunt solution of motor phase current sensing, if the minimum duty cycle of the PWM is defined at 5%, and the  $t_{SR}$  is required at 20% of a total time window for a phase current monitoring, in case of a 3.3 V motor control system (3.3 V MCU with 12-bit ADC), the op-amp's slew rate should be more than:

$$3.3V / (100\mu s \times 5\% \times 20\%) = 3.3 V/\mu s$$

At the same time, the op-amp's bandwidth should be much greater than the PWM frequency, like 10 time at least.




Figure 7. Current Shunt Monitor Circuit

### DIFFERENTIAL AMPLIFIER

The circuit shown in Figure 8 performs the difference function. If the resistors ratios are equal  $R_4/R_3 = R_2/R_1$ , then:

$$V_{OUT} = (V_p - V_n) \times R_2/R_1 + V_{REF}$$

## Typical Application Circuits (continued)




Figure 8. Differential Amplifier

low-leakage cables that that is required to connect a pH probe (general purpose combination pH probes, e.g Corning 476540) to metering ICs such as ADC, AFE and/or MCU. A AD860X op-amp and a lithium battery are housed in the probe assembly. A conventional low-cost coaxial cable can be used to carry the op-amp's output signal to subsequent ICs for pH reading.

### INSTRUMENTATION AMPLIFIER





Figure 9. Instrumentation Amplifier

The AD860X family is well suited for conditioning sensor signals in battery-powered applications. Figure 9 shows a two op-amp instrumentation amplifier, using the AD860X op-amps. The circuit works well for applications requiring rejection of common-mode noise at higher gains. The reference voltage ( $V_{REF}$ ) is supplied by a low-impedance source. In single voltage supply applications, the  $V_{REF}$  is typically  $V_S/2$ .

### BUFFERED CHEMICAL SENSORS




All components contained within the pH probe

Figure 10. Buffered pH Probe


The AD860X family has input bias current in the pA range. This is ideal in buffering high impedance chemical sensors, such as pH probes. As an example, the circuit in Figure 10 eliminates expensive

## Tape and Reel Information

### REEL DIMENSIONS




### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




\* All dimensions are nominal


Device	Package Type	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin 1 Quadrant
AD8605ARTZ-REEL7	SOT23	5	3 000	178	9.0	3.3	3.2	1.5	4.0	8.0	Q3

## Package Outlines

### DIMENSIONS, SOT23-5L




### RECOMMENDED SOLDERING FOOTPRINT, SOT23-5L




## Package Outlines (continued)

### DIMENSIONS, SC70-5L (SOT353)




### RECOMMENDED SOLDERING FOOTPRINT, SC70-5L (SOT353)




## Package Outlines (continued)

### DIMENSIONS, DFN2x2-8L




### RECOMMENDED SOLDERING FOOTPRINT, DFN2x2-8L




## Package Outlines (continued)

### DIMENSIONS, SOIC-8L




### RECOMMENDED SOLDERING FOOTPRINT, SOIC-8L




## Package Outlines (continued)

### DIMENSIONS, MSOP-8L




### RECOMMENDED SOLDERING FOOTPRINT, MSOP-8L




## Package Outlines (continued)

### DIMENSIONS, TSSOP-8L




### RECOMMENDED SOLDERING FOOTPRINT, TSSOP-8L




Package Outlines (continued)

DIMENSIONS, SOIC-14L




RECOMMENDED SOLDERING FOOTPRINT, SOIC-14L




## Package Outlines

### DIMENSIONS, QFN3x3-16L




### RECOMMENDED SOLDERING FOOTPRINT, QFN3x3-16L



## Package Outlines (continued)

### DIMENSIONS, TSSOP-14L



### RECOMMENDED SOLDERING FOOTPRINT, TSSOP-14L

