

1.Features

- $V_{DS(V)} = -30V$
- $V_{GS} < \pm 20V$
- $R_{DS(ON)} < 165m\Omega (V_{GS} = -10V)$
- $R_{DS(ON)} < 270m\Omega (V_{GS} = -4.5V)$



2.Applications

- For Mobile Computing
- Load Switch
- Notebook Adaptor Switch
- DC/DC Converter

3.Pinning information

Pin	Symbol	Description
1	G	GATE
2	S	SOURCE
3	D	DRAIN

SOT-23



4.Maximum ratings ($T_A = 25^\circ C$ unless otherwise noted)

Parameter		Symbol	Value	Units
Drain-Source Voltage		V_{DS}	-30	V
Continuous Drain Current, $V_{GS} @ 10V$	$T_A = 25^\circ C$	I_D	-2.3	A
Continuous Drain Current, $V_{GS} @ 10V$	$T_A = 70^\circ C$		-1.8	
Pulsed Drain Current			-12	
Maximum Power Dissipation	$T_A = 25^\circ C$	P_D	1.25	W
Maximum Power Dissipation	$T_A = 70^\circ C$		0.8	
Linear Derating Factor			0.01	W/ $^\circ C$
Gate-to-Source Voltage		V_{GS}	± 20	V
Junction and Storage Temperature Range		T_J, T_{STG}	-55 to 150	$^\circ C$



5. Thermal resistance rating

Parameter	Symbol	Typ	Max	Units
Junction-to-Ambient ③	$R_{\theta JA}$		100	°C/W
Junction-to-Ambient ($t < 10s$) ③	$R_{\theta JA}$		99	°C/W

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Pulse width $\leq 400\mu s$; duty cycle $\leq 2\%$.
- ③ Surface mounted on 1 in square Cu board.



6. Electrical Characteristics $T_J=25^\circ\text{C}$


Parameter	Symbol	Conditions	Min	Typ	Max	Units
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$I_D=-250\mu\text{A}$, $V_{GS}=0\text{V}$	-30			V
Breakdown Voltage Temp. Coefficient	$\Delta V_{(BR)DSS}/\Delta T_J$	$I_D=-1\text{mA}$, Reference to 25°C		-3.7		mV/ $^\circ\text{C}$
Static Drain-to-Source On-Resistance	$R_{DS(ON)}$	$V_{GS}=-10\text{V}$, $I_D=-2.3\text{A}$ ②		135	165	m Ω
		$V_{GS}=-4.5\text{V}$, $I_D=-1.8\text{A}$ ②		220	270	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}$, $I_D=-10\mu\text{A}$	-1.3		-2.4	V
Drain-to-Source Leakage Current	I_{DSS}	$V_{DS}=-24\text{V}$, $V_{GS}=0\text{V}$			1	μA
		$V_{DS}=-24\text{V}$, $V_{GS}=0\text{V}$, $T_J=125^\circ\text{C}$			150	
Gate-to-Source Forward Leakage	I_{GSS}	$V_{GS}=-20\text{V}$			-100	nA
Gate-to-Source Reverse Leakage		$V_{GS}=20\text{V}$			100	
Internal Gate Resistance	R_G			21		Ω
Forward Transconductance	g_{fs}	$V_{DS}=-10\text{V}$, $I_D=-2.3\text{A}$	2.3			S
Total Gate Charge	Q_g	$V_{DS}=-15\text{V}$		2		nC
Gate-to-Source Charge	Q_{gs}	$V_{GS}=-4.5\text{V}$ ②		0.57		
Gate-to-Drain ("Miller") Charge	Q_{gd}	$I_D=-2.3\text{A}$		1.2		
Turn-On Delay Time	$t_{D(on)}$	$V_{DD}=-15\text{V}$ ②		7.5		ns
Rise Time	t_r	$I_D=-1\text{A}$		14		
Turn-Off Delay Time	$t_{D(off)}$	$R_G=6.8\Omega$		9		
Fall Time	t_f	$V_{GS}=-4.5\text{V}$		8.6		
Input Capacitance	C_{iss}	$V_{GS}=0\text{V}$		160		pF
Output Capacitance	C_{oss}	$V_{DS}=-25\text{V}$		39		
Reverse Transfer Capacitance	C_{rss}	$f=1\text{KHz}$		25		



Source-Drain Ratings and Characteristics						
Continuous Source Current (Body Diode)	I_S	MOSFET symbol showing the integral reverse p-n junction diode.			-1.3	A
Pulsed Source Current (Body Diode) ①	I_{SM}				-12	
Diode Forward Voltage	V_{SD}				-1.2	V
Reverse Recovery Time	t_{rr}	$T_J=25^{\circ}\text{C}$, $V_R=-24\text{V}$, $I_F=-1.3\text{A}$		12	18	ns
Reverse Recovery Charge	Q_{rr}	$dI/dt=100\text{A}/\mu\text{s}$ ②		5.3	8	nC




7.1 Typical Characteristics






7.2 Typical Characteristics




$-V_{DS}$, Drain-to-Source Voltage (V)

Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Q_G , Total Gate Charge (nC)

Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage



$-V_{SD}$, Source-to-Drain Voltage (V)

Fig 7. Typical Source-Drain Diode Forward Voltage




$-V_{DS}$, Drain-to-Source Voltage (V)

Fig 8. Maximum Safe Operating Area



7.3Typical Characterisitics





7.4Typical Characterisitics




Fig 13. Maximum Drain Current vs. Ambient Temperature




Fig 14. Typical Effective Transient Thermal Impedance, Junction-to-Ambient



7.5 Typical Characteristics




Fig 15a. Switching Time Test Circuit




Fig 15b. Switching Time Waveforms




Fig 16a. Basic Gate Charge Waveform





Fig 16b. Gate Charge Test Circuit



8.SOT-23 Package Outline Dimensions




DIMENSIONS (mm are the original dimensions)

Symbol	A	A1	L1	L2	C	D	E	E1	B	B1	θ
Min	1.050	0.000	0.300	0.350	0.100	2.820	1.500	2.700	1.800	0.950	0°
Max	1.150	0.100	0.500	0.550	0.200	3.020	1.700	2.900	2.000	TYP	8°



9.Ordering information



WW: Batch Code

Order Code	Package	Base QTY	Delivery Mode
UMW IRLML9303TR	SOT-23	3000	Tape and reel



10.Disclaimer

UMW reserves the right to make changes to all products, specifications. Customers should obtain the latest version of product documentation and verify the completeness and currency of the information before placing an order.

When applying our products, please do not exceed the maximum rated values, as this may affect the reliability of the entire system. Under certain conditions, any semiconductor product may experience faults or failures. Buyers are responsible for adhering to safety standards and implementing safety measures during system design, prototyping, and manufacturing when using our products to prevent potential failure risks that could lead to personal injury or property damage.

Unless explicitly stated in writing, UMW products are not intended for use in medical, life-saving, or life-sustaining applications, nor for any other applications where product failure could result in personal injury or death. If customers use or sell the product for such applications without explicit authorization, they assume all associated risks.

When reselling, applying, or exporting, please comply with export control laws and regulations of China, the United States, the United Kingdom, the European Union, and other relevant countries, regions, and international organizations.

This document and any actions by UMW do not grant any intellectual property rights, whether express or implied, by estoppel or otherwise. The product names and marks mentioned herein may be trademarks of their respective owners.