

General Description


The SLG59H1313C features a low 23 m Ω RDS_{ON} internal nFET that protects low-voltage 2.5 Vdc to 5.5 Vdc operating systems against voltage faults up to 29 Vdc. An internal clamp circuit protects the downstream components from surge voltage up to 100 V. The SLG59H1313C features a fast 50 ns (typ) over-voltage response time that turns off the internal nFET if the input voltage exceeds the OVP threshold. The OVP threshold is adjustable with optional external resistors to any voltage between 4 V and 20 V. Over-temperature protection powers down the device at 145°C (typ). SLG59H1313C also features an Over-current protection that turns off the switch if the current exceeds 7 A (typ), this gives additional protection from over-heating the device.

SLG59H1313C incorporates an open-drain output \overline{PG} pin. When $V_{IN_min} < V_{IN} < V_{OVLO}$ and the switch is on, \overline{PG} will be driven low indicating a good power input, otherwise it is high impedance.

Features

- · Pin-to-pin to FPF2280 with Improved Performance
- Surge protection (IEC61000-4-5: >100 V)
- · Input maximum voltage rating: 29 Vdc
- Integrated low RDS_{ON} nFET switch: 23 mΩ (typ)
- · 4.5 A continuous current capability
- Over-Voltage Protection (OVP): adjustable 4 V to 20 V
- Over-Temperature Protection (OTP): 145°C (typ)
- · 7 A Over-Current Protection (OCP)
- · Fast OVP turn-off response: typical 50 ns
- 1.3 mm x 1.8 mm in 12-ball WLCSP
- Pb-Free/Halogen-Free /ROHS Compliant

Pin Configuration




(Laser Marking View) 1.3 x 1.8 x 0.5 mm, 0.4 mm pitch

Applications

- · Wearable Devices
- · Tablet PCs and Smartphones

Block Diagram





Pin Description

Pin Name	Pin#	Туре	Pin Description						
IN	B3, C2, C3	Input	IC power supply and load switch input (3 contacts). Bypass the IN pin to GND with a 0.57 μ F (or larger) capacitor. Capacitors used at the IN pin should be rated at 30 V or higher.						
OUT	A2, A3, B2	Output	Load switch output to Load (3 contacts). Connect a low-ESR capacitor from the OUT pin to ground and follow the C _{LOAD} recommendation in the Electrical Characteristics section. Capacitors used at the OUT pin should be rated at 30 V or higher.						
			Power Good is an open-drain, active LOW output and becomes asserted when 2.5 V < V _{IN} < V _{OVI O} . For	1	$V_{IN} < V_{IN_min}$ or $V_{IN} \ge V_{OVLO}$				
PG	B1 Output additional details on setting V _{OVLO} , please consult the "OVLO Calculation" section under Applications Information.				Voltage Stable				
ŌN	A1	Input	A high-to-low transition on this pin initiates the operation control. \overline{ON} is an asserted active-LOW, level-sensitive C and $V_{IH_ON} > 1.2$ V. As the \overline{ON} pin input circuit is directly circuits, connect this pin to a general-purpose output (GI application processor, or a system controller – do not allow	MOS cor PO)	S input with V _{IL_ON} < 0.5 V nnected to internal digital of a microcontroller, an				
OVLO	C1	Input	Overvoltage Lockout Adjustment Pin. To set the SLG59H1313C's OVLO trip threshold to its internal $V_{\text{IN_OVLO}}$, connect OVLO pin to GND. To set the SLG59H1313C's OVLO trip threshold with an external resistor network, please consult Applications Information section; - minimum recommended value for R_1 is 1 $M\Omega$						
GND	A4, B4, C4	GND	Analog GND (3 contacts)						

Ordering Information

Part Number	Туре	Production Flow
SLG59H1313C	WLCSP 12L	Industrial, -40 °C to 85 °C
SLG59H1313CTR	WLCSP 12L (Tape and Reel)	Industrial, -40 °C to 85 °C



Absolute Maximum Ratings

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
V _{IN} to GND	Load Switch Input Voltage to Ground	Continuous	-0.3	-	29	V
V _{OUT} to GND	Load Switch Output Voltage to GND		-0.3		V _{IN} + 0.3	V
V _{OVLO} , ON, PG to GND	OVLO, ON, PG Pin Voltages to GND		1		6	V
I _{IN}	Switch I/O Current	Continuous			4.5	Α
t _{PD}	Total Power Dissipation at T _A = 25°C	Continuous			1.48	W
T _{STG}	Storage Temperature Range		-65		+150	°C
T _J	Maximum Junction Temperature				+150	°C
$\theta_{\sf JA}$	Package Thermal Resistance, Junction-to-Ambient	1.3 x 1.8 mm 12L WLCSP; Determined using a 1 in ² , 1 oz. copper pad under each IN and OUT terminal and FR4 pcb material.			84.1	°C/W
VIN ESD	IEC 61000 4.2 System ESD	Air Gap	15	-		kV
VIN ESD _{SYS}	IEC 61000-4-2 System ESD	Contact	8			kV
ESD _{HBM}	Human Body Model ESD Protection	All pins	4			kV
ESD _{CDM}	Charged Device Model ESD Protection	All pins	1			kV
ESD _{SURGE}	VIN Surge Protection ESD Protection	IEC 61000-4-5	+100			V

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operating Conditions

 T_A = -40 °C to 85 °C (unless otherwise stated)

Parameter	Description	Min.	Тур.	Max.	Unit			
Basic Operation								
V _{IN}	Load Switch Input Voltage	2.5		20	V			
T _A	Operating Temperature	-40		85	°C			

Electrical Characteristics

 T_A = -40 °C to 85 °C (unless otherwise stated). Typical values are V_{IN} = 5.0 V, I_{IN} ≤ 3 A, C_{IN} = 0.57 μ F, T_A = 25 °C

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
Basic Operation						
V _{IN_CLAMP}	Input Clamping Voltage	I _{IN} = 10 mA		35		V
ΙQ	Input Quiescent Current	V _{IN} = 5 V; ON = 0 V		245	310	μΑ
I _{Q_OFF}	Input Quiescent Current when OFF	V _{IN} = 5 V; ON = 1.2 V		0.15	1	μΑ
I _{IN_Q}	OVLO Supply Current	V _{OVLO} = 3 V; V _{IN} = 5 V; V _{OUT} = 0 V		165	200	μA



Electrical Characteristics (continued)

 T_A = -40 °C to 85 °C (unless otherwise stated). Typical values are V_{IN} = 5.0 V, I_{IN} ≤ 3 A, C_{IN} = 0.57 μ F, T_A = 25 °C


Parameter	Description	Conditions	Min.	Тур.	Max.	Uni
	Internal Over Veltage Trip Level	V _{IN} Rising, OVLO = GND	6.2	6.5	6.8	V
V_{IN_OVLO}	Internal Over-Voltage Trip Level	V _{IN} Falling, OVLO = GND	6.0			V
V _{OVLO_TH}	OVLO Set Threshold	V _{IN} = 2.5 V to V _{OVLO}	1.10	1.20	1.30	V
V _{OVLO_RNG}	Adjustable OVLO Threshold Range	V _{IN} = 2.5 V to V _{OVLO}	4		20	V
V _{OVLO_SELECT}	External OVLO Select Threshold			0.30	0.28	V
BDS	ON Pasistanes	V _{IN} = 5 V; I _{OUT} = 0.1 A; T _A = 25 °C		23	28	mΩ
RDS _{ON}	ON Resistance	V _{IN} = 5 V; I _{OUT} = 0.1 A; T _A = 85 °C		29	34	mΩ
C _{LOAD}	Output Load Capacitance	V _{IN} = 5 V	0.47		500	μF
I _{OVLO}	OVLO Input Leakage Current	V _{OVLO} = V _{OVLO_TH}	-100		100	nA
THERMON	Thermal Shutdown Turn-on Temperature	_		145		°C
THERM _{HYS}	Thermal Shutdown Hysteresis			20		°C
I _{OCP}	Regular Over Current Protection	V _{IN} = 2.5 V to V _{OVLO}		7		Α
I _{SCP}	Startup Current Protection	V _{IN} = 2.5 V to V _{OVLO}		1		Α
igital Signals				I .		
V_{OL_PG}	PG Output LOW Voltage	V _{I/O} = 3.3 V; I _{SINK} = 1 mA			0.4	V
V _{IH_ON}	ON HIGH Voltage	V _{IN} = 2.5 V to V _{OVLO}	1.2			V
V _{IL_ON}	ON LOW Voltage	V _{IN} = 2.5 V to V _{OVLO}			0.5	V
I _{LKG_PG}	PG Leakage Current	V _{I/O} = 3.3 V; PG Deasserted, ON = 0 V	-0.5		0.5	μA
I _{LKG ON}	ON Leakage current	V _{IN} = 5 V; V _{OUT} = Float	-1.0		1.0	μA
iming Characte	ristics					.1
t _{DEB}	Debounce Time	Time from 2.5 V < V _{IN} < V _{IN} _OVLO to V _{OUT} = 0.1 x V _{IN}		15		ms
t _{START}	Soft-Start Time	Time from $V_{IN} = V_{IN \text{ min}}$ to $0.2 \text{ x } \overline{PG}$; $V_{I/O} = 1.8 \text{ V}$ with $10 \text{ k}\Omega$ pull-up resistor		30		ms
t _{ON}	Switch Turn-on Time	V_{IN} = 5 V; R_{LOAD} = 100 Ω ; V_{OUT} from 0.1 V_{IN} to 0.9 V_{IN} ; C_{LOAD} = 100 μ F		4		ms
t _{OFF}	Switch Turn-off Time	R_{LOAD} = 100 Ω ; C_{LOAD} = 0 μ F; $V_{IN} > V_{OVLO}$ to V_{OUT} = V_{IN} - 50 mV		50		ns

^{1.} Based on bench measurement only.




A 23 mΩ, 4.5 A nFET Load Switch with Surge Protection and Adjustable OVP in a 2.34 mm² WLCSP

Timing Diagram: Power up and Normal Operation



- 1. Measured @ 80% \overline{ON} , V_{OUT} = 80% V_{IN} 2. Measured @ 10/90% 3. Measured @ V_{IN} > 2.5 V to 0.2 x \overline{PG} ; \overline{PG} : V_{IO} = 1.8 V w/ 10K Pull Up


Timing Diagram: OVLO Trigger



1. Measured @ OVLO Rising V_{OUT} = V_{IN} - 50 mV



RDSON vs. Temperature and VIN





Typical Turn-on Waveforms



Figure 1. Typical Turn ON operation waveform for V_{IN} = 2.5 V, C_{LOAD} = 100 μ F, R_{LOAD} = 100 Ω




Figure 2. Typical Turn ON operation waveform for V_{IN} = 5 V, C_{LOAD} = 100 μ F, R_{LOAD} = 100 Ω






Figure 3. Typical Turn ON operation waveform for V $_{IN}$ = 9 V, C_{LOAD} = 100 $\mu\text{F},\,R_{LOAD}$ = 100 Ω




Figure 4. Typical Turn ON operation waveform for V_{IN} = 12 V, C_{LOAD} = 100 μ F, R_{LOAD} = 100 Ω






Figure 5. Typical Turn ON operation waveform for V_{IN} = 20 V, C_{LOAD} = 100 μ F, R_{LOAD} = 100 Ω

Typical Turn-off Waveforms




Figure 6. Typical Turn OFF operation waveform for V_{IN} = 2.5 V, C_{LOAD} = 100 μ F, R_{LOAD} = 100 Ω






Figure 7. Typical Turn OFF operation waveform for V_{IN} = 2.5 V, no C_{LOAD} , R_{LOAD} = 100 Ω




Figure 8. Typical Turn OFF operation waveform for V_{IN} = 5 V, C_{LOAD} = 100 μ F, R_{LOAD} = 100 Ω






Figure 9. Typical Turn OFF operation waveform for V_{IN} = 5 V, no C_{LOAD} , R_{LOAD} = 100 Ω




Figure 10. Typical Turn OFF operation waveform for V $_{IN}$ = 9 V, C_{LOAD} = 100 $\mu\text{F},\,R_{LOAD}$ = 100 Ω






Figure 11. Typical Turn OFF operation waveform for V_{IN} = 9 V, no C_{LOAD} , R_{LOAD} = 100 Ω




Figure 12. Typical Turn OFF operation waveform for V_{IN} = 12 V, C_{LOAD} = 100 μ F, R_{LOAD} = 100 Ω






Figure 13. Typical Turn OFF operation waveform for V_{IN} = 12 V, no C_{LOAD} , R_{LOAD} = 100 Ω




Figure 14. Typical Turn OFF operation waveform for V $_{IN}$ = 20 V, C_{LOAD} = 100 $\mu\text{F},\,R_{LOAD}$ = 100 Ω






Figure 15. Typical Turn OFF operation waveform for V_{IN} = 20 V, no C_{LOAD} , R_{LOAD} = 100 Ω

Overcurrent Protection Waveform




Figure 16. Overcurrent Protection operation waveform for V_{IN} = 5 V, R_{LOAD} = 0.7 Ω



Overvoltage Operation Waveform




Figure 17. Overvoltage during normal operation for V_{IN} = 5 V, R_{LOAD} = 100 Ω

Startup Current Protection Waveforms




Figure 18. Startup Current Protection operation waveform for $V_{IN} = 2.5 \text{ V}$






Figure 19. Startup Current Protection operation waveform for V_{IN} = 2.5 V (extended view)




Figure 20. Startup Current Protection operation waveform for $V_{IN} = 5 \text{ V}$






Figure 21. Startup Current Protection operation waveform for V_{IN} = 5 V (extended view)




Figure 22. Startup Current Protection operation waveform for V_{IN} = 9 V






Figure 23. Startup Current Protection operation waveform for V_{IN} = 9 V (extended view)




Figure 24. Startup Current Protection operation waveform for V_{IN} = 12 V






Figure 25. Startup Current Protection operation waveform for V_{IN} = 12 V (extended view)




Figure 26. Startup Current Protection operation waveform for $V_{IN} = 20 \text{ V}$






Figure 27. Startup Current Protection operation waveform for V_{IN} = 20 V (extended view)

Typical Power Up/Down Operation Waveform




Figure 28. Typical Power Up operation waveform for V_{IN} = 5 V, R_{LOAD} = 100 Ω







Figure 29. Typical Power Up/Down operation waveform for V_{IN} = 5 V, R_{LOAD} = 100 Ω



Applications Information

Typical Application Circuit



VIN Over-Voltage Lockout (OVLO) Calculation

 V_{OVLO} can be set externally and override the SLG59H1313C's default OVP by connecting an external resistor-divider to the OVLO pin.

The following equation produces the desired trip voltage and resistor values:

$$V_{OVLO} = V_{OVLO_TH} x \left(1 + \frac{R_1}{R_2} \right)$$

Recommended minimum $R_1 = 1 M\Omega$.

Since the minimum recommended value for R_1 is 1 M Ω , the equation can be rewritten to isolate R_2 for a desired V_{OVLO} :

$$R_2 = \frac{R_1}{\frac{V_{OVLO}}{V_{OVLO_TH}}} - 1$$

On-The-Go (OTG) Functionality

During OTG operation, the SLG59H1313C's initially disabled and its power FET bulk diode becomes forward biased. The bulk diode forward drop when conducting is approximately 0.7 V and remains forward biased until the applied V_{IN} rises higher than 2.5 V. While the IC is disabled and its FET body diode is forward biased, the max DC current through the diode is 1.8 A. This current is limited by the thermal performance of the IC $(0.7 \text{ V} \times 1.8 \text{ A} = 1.26 \text{ W})$. Since sustained DC power dissipation in the OFF state should be minimized, the FET's body diode can withstand transient current operation so long as the max limit is never exceeded. To enable the operation of the SLG59H1313C, its $\overline{\text{ON}}$ pin must be pulled LOW. The time-domain profile of any transient current through the bulk diode should not exceed the RC time constant formed by the C_{IN} and C_{LOAD} capacitors. At the system level, over-voltage and over-current protection should be provided external to the SLG59H1313C.



Layout Guidelines:

- 1. Since the IN and OUT pins dissipate most of the heat generated during high-load current operation, it is highly recommended to make power traces as short, direct, and wide as possible. A good practice is to make power traces with an absolute minimum widths of 15 mils (0.381 mm) per Ampere. A representative layout, shown in Figure 30, illustrates proper techniques for heat to transfer as efficiently as possible out of the device;
- To minimize the effects of parasitic trace inductance on normal operation, it is recommended to connect input C_{IN} and output C_{INAD} low-ESR capacitors as close as possible to the SLG59H1313C's BUS, SYS and OUT pins;
- 3. The GND pin should be connected to system analog or power ground plane.

SLG59H1313C Evaluation Board:

A High Voltage GreenFET Evaluation Board for SLG59H1313C is designed according to the statements above and is illustrated on Figure 30. Please note that evaluation board has IN_Sense and OUT_Sense pads. They cannot carry high currents and dedicated only for RDSON evaluation.




Figure 30. SLG59H1313C Evaluation Board






Figure 31. SLG59H1313C Evaluation Board Connection Circuit

Basic Test Setup and Connections




Figure 32. SLG59H1313C Evaluation Board Connection Circuit

EVB Configuration

- 1. Connect oscilloscope probes to VIN, VOUT, ON etc.;
- 2. Using resistor divider for OVLO pin set desired V_{IN_OVLO} threshold or tie OVLO pin to GND in case of using internal V_{IN_OVLO} threshold;
- 3. Turn on Power Supply and set desired V_{IN} from 2.5 V ... 20 V;
- 4. Toggle the ON signal High or Low to observe SLG59H1313C operation;



Package Top Marking System Definition

Pin A1 Identifier	•1313C	Part Code
	WWNNN	Date Code + LOT Code
	ARR	Assembly + Rev. Code

1313C - Part ID Field WW - Date Code Field¹ NNN - Lot Traceability Code Field¹ A - Assembly Site Code Field² RR - Part Revision Code Field²


Note 1: Each character in code field can be alphanumeric A-Z and 0-9

Note 2: Character in code field can be alphabetic A-Z



Package Drawing and Dimensions


12 Lead WLCSP Package



UNIT: mm								
Symbol	Min.	Nom.	Max.	Symbol	Min.	Nom.	Max.	
Α	0.390	0.445	0.500	D	1.770	1.800	1.830	
A1	0.145	0.170	0.195	E	1.270	1.300	1.330	
A2	0.225	0.250	0.275	D1		1.20 BSC		
А3	0.020	0.025	0.030	E1		0.80 BSC		
b	0.200	0.225	0.250	е	0.40 BSC			
				N		12 (bump)		



SLG59H1313C 12-pin WLCSP PCB Landing Pattern






Solder mask detail (not to scale)

Unit: um



Recommended Reflow Soldering Profile

For successful reflow of the SLG59H1313C a recommended thermal profile is illustrated below:



Note: This reflow profile is for classification/preconditioning and are not meant to specify board assembly profile. Actual board assembly profiles should be developed based on specific process needs and board designs and should not exceed parameters depicted on figure above.

Please see more information on IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 0.643 mm³ (nominal).




A 23 mΩ, 4.5 A nFET Load Switch with Surge Protection and Adjustable OVP in a 2.34 mm² WLCSP

Tape and Reel Specifications

Dookogo	#	Nominal	Nominal Max Units		Reel & Leader (min)		Trailer	(min)	Tape	Part	
Package Type	-	Package Size [mm]	per Reel	per Box	Hub Size [mm]	Pockets	Length [mm]	Pockets	Length [mm]	Width [mm]	Pitch [mm]
WLCSP 12L 1.3 x 1.8 mm 0.4P Green	12	1.3 x 1.8 x 0.5	3,000	3,000	178/60	100	400	100	400	8	4

Carrier Tape Drawing and Dimensions

Package Type	PocketBTM Length	PocketBTM Width	Pocket Depth	Index Hole Pitch	Pocket Pitch	Index Hole Diameter	Index Hole to Tape Edge	Index Hole to Pocket Center	Tape	Tape Thickness
	A0	В0	K0	P0	P1	D0	E	F	w	Т
WLCSP 12L 1.3 x 1.8 mm 0.4P Green	1.51	2.04	0.67	4	4	1.5	1.75	3.5	8	0.25



Note: Orientation in carrier: Pin1 is at upper right corner (Quadrant 2).

Refer to EIA-481 specification



Revision History

Date	Version	Change
10/3/2023	1.08	Fixed typo in Part Marking
2/2/2022	1.07	Updated Company name and logo Fixed typos
3/18/2021	1.06	Updated Abs Max Table Fixed typos
2/18/2021	1.05	Updated Features
12/20/2018	1.04	Added Layout Guidelines
7/24/2018	1.03	Updated V _{OVLO_TH} spec to 2 decimal places
7/09/2018	1.02	Fixed typos
6/20/2018	1.01	Fixed typo in Landing Pattern Updated style and formatting
3/5/2018	1.00	Production Release

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.