

ANALOG Single Supply, 24-Bit, Sigma-Delta ADC with ±10 V, 10 $M\Omega$ Inputs and Buffered Low Level Inputs

AD4116 Data Sheet

FEATURES

24-bit ADC with integrated analog front end

Fast and flexible output rate: 1.25 SPS to 62.5 kSPS

Channel scan data rate

12,422 SPS per channel (80 µs settling, sinc5 + sinc1)

20,618 SPS per channel (48 µs settling, sinc3)

85 dB rejection of 50 Hz and 60 Hz at 20 SPS per channel

±10 V inputs, 6 differential or 11 single-ended

Pin absolute maximum rating: ±65 V

Absolute input pin voltage up to ±20 V

≥10 MΩ impedance

Low level direct ADC input

±VREF inputs, 2 differential or 4 single-ended

Absolute input pin voltage, AVDD to AVSS

True rail-to-rail analog input buffers

On-chip 2.5 V reference

 $\pm 0.12\%$ accuracy at 25°C, ± 5 ppm/°C (typical) drift

Internal or external clock

Power supplies

AVDD to AVSS = 4.5 V to 5.5 V

IOVDD to DGND = 2 V to 5.5 V

Total I_{DD} (AVDD + IOVDD) = 6.15 mA

Temperature range: -40°C to +105°C

3-wire or 4-wire serial digital interface (Schmitt trigger on SCLK)

SPI, QSPI, MICROWIRE, and DSP compatible

APPLICATIONS

Process control

PLC and DCS modules

Instrumentation and measurement

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

TABLE OF CONTENTS

Features	1
Applications	1
Functional Block Diagram	1
Revision History	2
General Description	3
Specifications	4
Timing Characteristics	7
Absolute Maximum Ratings	9
Thermal Resistance	9
Electrostatic Discharge (ESD) Ratings	9
ESD Caution	9
Pin Configuration and Function Descriptions	10
Typical Performance Characteristics	13
Noise Performance and Resolution	18
Theory of Operation	21
Power Supplies	22
Digital Communication	22
AD4116 Reset	22
Configuration Overview	24
Circuit Description	27
Muliplexer	27
Voltage Inputs	28
Low Level Inputs	28
Absolute Input Pin Voltages	28
Data Output Coding	29
AD4116 Reference	29
Buffered Reference Input	30
Clock Source	30
Digital Filter	32
Sinc5 + Sinc1 Filter	32
Sinc3 Filter	32
Single Cycle Settling	33
Enhanced 50 Hz and 60 Hz Rejection Filters	33
Operating Modes	36
Continuous Conversion Mode	36
Continuous Read Mode	37
Single Conversion Mode	38
Standby and Power-Down Modes	39

Calibration	39
Digital Interface 4	10
Checksum Protection	10
CRC Calculation	11
Integrated Functions	13
General-Purpose I/O4	13
External Multiplexer Control4	13
Delay4	13
16-Bit/24-Bit Conversion4	13
DOUT_RESET4	13
Synchronization4	13
Error Flags4	14
DATA_STAT4	14
IOSTRENGTH4	14
Internal Temperature Sensor4	15
Applications Information4	16
Grounding and Layout4	16
Register Summary	17
Register Details	19
Communications Register4	19
Status Register5	50
ADC Mode Register5	51
Interface Mode Register5	52
Register Check5	53
Data Register5	53
GPIO Configuration Register5	54
ID Register5	55
Channel Register 0 to Channel Register 155	55
Setup Configuration Register 0 to Setup Configuration Register 7	56
Filter Configuration Register 0 to Filter Configuration	,0
Register 75	57
Offset Register 0 to Offset Register 7	
Gain Register 0 to Gain Register 75	
Outline Dimensions	
Ordering Guide	- 0

REVISION HISTORY

12/2021—Revision 0: Initial Version

GENERAL DESCRIPTION

The AD4116 is a low power, low noise, 24-bit, Σ - Δ analog-to-digital converter (ADC) that integrates an analog front end (AFE) for six fully differential or eleven single-ended, high impedance (\geq 10 M Ω) bipolar, \pm 10 V voltage inputs. The additional two differential or four single-ended/pseudo differential direct ADC inputs provides excellent performance at lower input ranges.

The AD4116 also integrates key analog and digital signal conditioning blocks to configure eight individual setups for each analog input channel in use. As many as 16 channels can be enabled at any time. A channel is defined as any of the standard analog voltage inputs or a low level direct ADC input. The AD4116 features a maximum channel scan rate of 12,422 SPS (80 μ s) using a sinc5 + sinc1 filter and 20,618 SPS per channel (48 μ s) using a sinc3 filter.

The embedded 2.5 V, low drift (5 ppm/°C), band gap internal reference (with output reference buffer) reduces the external component count.

The digital filter allows flexible settings, including simultaneous 50 Hz and 60 Hz rejection at a 27.27 SPS output data rate. The user can select between the different filter settings depending on the demands of each channel in the application. The automatic channel sequencer enables the ADC to switch through each enabled channel.

The precision performance of the AD4116 is achieved by integrating the proprietary *i*Passives* technology from Analog Devices, Inc.

The AD4116 operates with a single power supply, making it easy to use in galvanically isolated applications. The specified operating temperature range is -40° C to $+105^{\circ}$ C. The AD4116 is housed in a 40-lead, $6 \text{ mm} \times 6 \text{ mm}$ LFCSP.

SPECIFICATIONS

Single-supply: AVDD = 4.5 V to 5.5 V, IOVDD = 2 V to 5.5 V, AVSS = 0 V, DGND = 0 V, and VBIAS = 0 V, unless otherwise noted. Split-supply: AVDD = 2.5 V, IOVDD = 2 V to 3.6 V, AVSS = -2.5 V, DGND = 0 V, and VBIAS = -4 AVSS, unless otherwise noted. Internal reference, internal master clock (MCLK) = 4 MHz, and $T_A = T_{MIN}$ to T_{MAX} (-40° C to $+105^{\circ}$ C), unless otherwise noted.

Table 1.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
VOLTAGE INPUTS (VINx)					
Differential Input Voltage Range ¹	Specified performance	-10		+10	V
	Functional	$-V_{REF} \times 10$		$+V_{REF} \times 10$	V
Absolute (Pin) Input Voltage		-20		+20	V
Input Impedance		10			ΜΩ
Offset Error ²	25°C, 192.5 μs settling		±3		mV
Offset Drift	192.5 µs settling		±30		μV/°C
Gain Error	25°C, 192.5 μs settling		±0.05		% of FS
Gain Drift	192.5 µs settling		±5		ppm/°C
Integral Nonlinearity (INL)	192.5 µs settling		±0.02		% of FSR
Total Unadjusted Error (TUE) ³	96.5 μs settling⁴				
, , ,	25°C, internal reference		±0.1		% of FSR
	−40°C to +105°C, internal reference		±0.2		% of FSR
	192.5 μs settling				
	25°C, internal reference			±0.1	% of FSR
	-40°C to +105°C, internal reference			±0.15	% of FSR
Power Supply Rejection	AVDD for input voltage $(V_{IN}) = 1 \text{ V}$		70		dB
Common-Mode Rejection	V _{IN} = 1 V				
At DC			80		dB
At 50 Hz, 60 Hz	20 Hz output data rate (post filter),		120		dB
,	50 Hz ± 1 Hz and 60 Hz ± 1 Hz				
Normal Mode Rejection⁴	50 Hz ± 1 Hz and 60 Hz ± 1 Hz				
	Internal clock, 20 SPS ODR (post filter)	71	90		dB
	External clock, 20 SPS ODR (post filter)	85	90		dB
Resolution	See Table 7 and Table 8				
Noise	See Table 7 and Table 8				
LOW LEVEL INPUTS (ADCINx)					
Differential Input Voltage Range	Reference voltage $(V_{REF}) = (REF+) - (REF-)$		$\pm V_{\text{REF}}$		V
Absolute (Pin) Input Voltage					
Input Buffers Disabled		AVSS - 0.05		AVDD + 0.05	V
Input Buffers Enabled		AVSS		AVDD	V
Analog Input Current					
Input Buffers Disabled			12		μA/V
Input Buffers Enabled			2.7		nA
Offset Error ²			±60		μV
Offset Drift			±300		nV/°C
Gain Error	Internal full-scale calibration ⁵ , 25°C		±0.01		% of FS
Gain Drift			±5		ppm/°C
Integral Nonlinearity (INL)			±15		ppm of FSI
Total Unadjusted Error (TUE) ^{3, 4}	Internal calibration				
•	25°C, internal reference		0.03		% of FSR
	-40°C to +105°C, internal reference		0.06		% of FSR
Power Supply Rejection	AVDD for $V_{IN} = 1 \text{ V}$		90		dB
Common-Mode Rejection	V _{IN} = 0.1 V				
At DC			85		dB
At 50 Hz, 60 Hz	20 Hz output data rate (post filter),		120		dB
	50 Hz ± 1 Hz and 60 Hz ± 1 Hz				

Voltage Noise Politique N	Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
External clock, 20 SPS ODR (post filter) 85 90	Normal Mode Rejection⁴	50 Hz ± 1 Hz and 60 Hz ± 1 Hz				
Resolution See Table 9 and Table 10 See		Internal clock, 20 SPS ODR (post filter)	71	90		dB
Noise See Table 9 and Table 10		External clock, 20 SPS ODR (post filter)	85	90		dB
ADC SPEED AND PERFORMANCE ADC Output Data Rate (DOR) One channel, see Table 7 1.25 62.500 SP5 No Missing Codes¹ Excluding sinc3 filter ≥ 31.25 kHz notch 24 Bits INTERNAL REFERENCE 100 nF external capacitor to AVSS Output Voltage REFOUT, T₂ = 25°C Post Post Temperature Coefficient Reference Load Current, Iωω Power Supply Rejection AVDD (line regulation) 95 dB Load Regulation ΔVour/Δiλοω 95 mA Voltage Noise en, 0.1 Hz to 10 Hz, 2.5 V reference 4.5 μμ/ rms Voltage Noise en, 0.1 Hz to 10 Hz, 2.5 V reference 4.5 μμ/ rms Voltage Noise en, 0.1 Hz to 10 Hz, 2.5 V reference 215 mA Voltage Noise en, 0.1 Hz to 10 Hz, 2.5 V reference 215 mA EXTERNAL REFERENCE INPUTS Differential Input Range Absolute Voltage Limits Buffers Disabled Input Current Input Current Drift Input Current Drift External clock ±18 μA/V Internal Clock ±6 mA/V/°C Buffers Enabled Input Current Drift External clock ±1.2 mA/V/°C Internal Correct See previous normal mode rejection parameters within this table 50 pF Common-Mode Rejection See previous normal mode rejection parameters within this table 50 pF COMMON-Mode Rejection See previous normal mode rejection parameters within this table 50 pF CENTRAL REFERENCE NAID GPO3) Floating State Output Capacitance 50 pF COUNTO CHOIL GPO2, AND GPO3) Floating State Output Capacitance 200 µA High, Vas Source current (Isoner) = 200 µA AVDD - 1 V CLOCK Internal Clock Frequency Accuracy	Resolution	See Table 9 and Table 10				
ADC Output Data Rate (ODR) One channel, see Table 7 1.25 62,500 SPS INTERNAL REFERENCE 100 nF external capacitor to AVSS Initial Accuracy** REFOUT with respect to AVSS Temperature Coefficient Reference Load Current, lizor AVDD (line regulation) Load Regulation AVDD (line regulation) AVDD (line regulation) Load Regulation AVDD (line regulation) AVDD (line regulation) AVDD (line regulation) AVDD (line regulation) AVDD (line regulation) AVDD (line regulation)	Noise	See Table 9 and Table 10				
No Missing Codes [†] Excluding sinc3 filter ≥ 31.25 ktz notch 24 Bits	ADC SPEED AND PERFORMANCE					
INTERNAL REFERENCE 100 nF external capacitor to AVSS REFOUT with respect to AVSS 2.5 V V	ADC Output Data Rate (ODR)	One channel, see Table 7	1.25		62,500	SPS
Output Voltage Initial Accuracy \(^4\) REFOUT with respect to AVSS REFOUT, \(^7\) = 25°C \(^7\) \(No Missing Codes ⁴	Excluding sinc3 filter ≥ 31.25 kHz notch	24			Bits
Initial Accuracy A	INTERNAL REFERENCE	100 nF external capacitor to AVSS				
Temperature Coefficient Reference Load Current, I _{10AD} Power's Lopply Rejection AVDD (line regulation)	Output Voltage	REFOUT with respect to AVSS		2.5		V
Reference Load Current,	Initial Accuracy ^{4, 6}	REFOUT, T _A = 25°C	-0.12		+0.12	% of V
Power Supply Rejection Load Regulation AVDD (line regulation) 95 dB ppm/mA	Temperature Coefficient			±5	+12	ppm/°C
Load Regulation	Reference Load Current, ILOAD		-10		+10	mA
Voltage Noise Voltage Noise Voltage Noise Density Voltage Noise Density Voltage Noise Density Turn On Settling Time 100 nF REFOUT capacitor 200 μs Short-Circuit Current, lsc 100 nF REFOUT capacitor 250 μs mA	Power Supply Rejection	AVDD (line regulation)		95		dB
Voltage Noise Density EN, 1 kHz, 2.5 V reference 215	Load Regulation	ΔV _{OUT} /ΔI _{LOAD}		32		ppm/mA
Turn On Settling Time Short-Circuit Current, Isc Short-Circuit Current, Isc Short-Circuit Current, Isc StrenkAL REFRENCE INPUTS	Voltage Noise	e _N , 0.1 Hz to 10 Hz, 2.5 V reference		4.5		μV rms
Short-Circuit Current, Isc 25 mA	Voltage Noise Density	e _N , 1 kHz, 2.5 V reference		215		nV/√Hz
EXTERNAL REFERENCE INPUTS Differential Input Range Absolute Voltage Limits Buffers Disabled Buffers Enabled REF± Input Current Buffers Disabled Input Current Input Curren	Turn On Settling Time	100 nF REFOUT capacitor		200		μs
Differential Input Range Absolute Voltage Limits Buffers Disabled Buffers Enabled REF± Input Current Buffers Disabled Input Current External clock Linernal c	Short-Circuit Current, Isc			25		mA
Absolute Voltage Limits Buffers Disabled Buffers Disabled REF± Input Current Buffers Disabled Input Current Input Current Drift Input Current Dri	EXTERNAL REFERENCE INPUTS					
Buffers Disabled Buffers Enabled REF± Input Current Buffers Disabled Input Current Buffers Disabled Input Current External clock ±1.2 nA/V/°C nA/V/°C External clock ±6 nA/V/°C nA/V/°C nA/V/°C External clock ±6 nA/V/°C	Differential Input Range	$V_{REF} = (REF+) - (REF-)$	1	2.5	AVDD	V
Buffers Enabled REF± Input Current Buffers Disabled Input Current Input	Absolute Voltage Limits					
REF± Input Current Buffers Disabled Input Current Input Current Drift Input Current	Buffers Disabled		AVSS - 0.05		AVDD + 0.05	V
Buffers Disabled Input Current Input Current Input Current Drift Input Current Drift External clock Internal clock	Buffers Enabled		AVSS		AVDD	V
Input Current Input Current Drift Input Current Drift External clock Internal clock Internal clock Buffers Enabled Input Current Input Curre	REF± Input Current					
Input Current Drift External clock Internal clock	Buffers Disabled					
Internal clock Buffers Enabled Input Current Input Current Drift Normal Mode Rejection Common-Mode Rejection TEMPERATURE SENSOR Accuracy Sensitivity GENERAL-PURPOSE OUTPUTS (GPIO0, GPIO1, GPO2, AND GPO3) Floating State Output Capacitance Output Voltage ⁴ High, VoH Low, VoL CLOCK Internal Clock Frequency Accuracy Sensitivity Internal clock #6 nA/V/°C #400 nA nA/°C ** #6 nA/V/°C ** #4 #6 nA/V/°C ** #6 #6 nA/V/°C ** #6 #6 #6 #6 #6 #6 #6 #6 #6	Input Current			±18		μΑ/V
Buffers Enabled Input Current Input Current Drift Normal Mode Rejection Common-Mode Rejection TEMPERATURE SENSOR Accuracy Sensitivity GENERAL-PURPOSE OUTPUTS (GPIO0, GPIO1, GPO2, AND GPO3) Floating State Output Capacitance Output Voltage ⁴ High, VoH Low, VoL CLOCK Internal Clock Frequency Accuracy Accuracy Source current (I _{SINIK}) = 800 μA ACCURACY Duty Cycle Output Low Voltage, VoL ACCURACY Duty Cycle Output Low Voltage, VoL AVOD AVOD	Input Current Drift	External clock		±1.2		nA/V/°C
Input Current Input Current Drift Normal Mode Rejection Common-Mode Rejection Empty See previous normal mode rejection parameters within this table Common-Mode Rejection TEMPERATURE SENSOR Accuracy Sensitivity After user calibration at 25°C Sensitivity GENERAL-PURPOSE OUTPUTS (GPIO0, GPIO1, GPO2, AND GPO3) Floating State Output Capacitance Output Voltage ⁴ High, VoH Low, VoL Sink current (Isource) = 200 μA AVDD - 1 AVSS + 0.4 CLOCK Internal Clock Frequency Accuracy Accuracy Duty Cycle Output Low Voltage, VoL Output Low Voltage, VoL Output Low Voltage, VoL ACURACY OUTPUTS ACURACY OUTPUTS OU		Internal clock		±6		nA/V/°C
Input Current Drift Normal Mode Rejection See previous normal mode rejection parameters within this table Common-Mode Rejection TEMPERATURE SENSOR Accuracy Sensitivity After user calibration at 25°C Sensitivity GENERAL-PURPOSE OUTPUTS (GPIO0, GPIO1, GPO2, AND GPO3) Floating State Output Capacitance Output Voltage ⁴ High, VoH Low, VoL Sink current (I _{SOURCE}) = 200 μA AVSS + 0.4 CLOCK Internal Clock Frequency Accuracy Duty Cycle Output Low Voltage, VoL AV AV AV AV AV AV AV AV AV A	Buffers Enabled					
Normal Mode Rejection Common-Mode Rejection TEMPERATURE SENSOR Accuracy Sensitivity After user calibration at 25°C Sensitivity With respect to AVSS (GPIO0, GPIO1, GPO2, AND GPO3) Floating State Output Capacitance Output Voltage ⁴ High, V _{OH} Low, V _{OL} Sink current (I _{SOURCE}) = 200 μA AVSS + 0.4 CLOCK Internal Clock Frequency Accuracy Duty Cycle Output Low Voltage, V _{OL} AVDD - 1 AVSS + 0.4 MHz Accuracy Duty Cycle Output Low Voltage, V _{OL} AB AB BE Previous normal mode rejection parameters within this table 95 dB AB BE 2 CC AT7 With respect to AVSS Source current (I _{SOURCE}) = 200 μA AVDD - 1 AVDD - 1 AVSS + 0.4 V MHz ACCURACY Duty Cycle Output Low Voltage, V _{OL} O.4 V	Input Current			±400		nA
Common-Mode Rejection TEMPERATURE SENSOR Accuracy After user calibration at 25°C Sensitivity GENERAL-PURPOSE OUTPUTS (GPIO0, GPIO1, GPO2, AND GPO3) Floating State Output Capacitance Output Voltage ⁴ High, V _{OH} Low, V _{OL} Sink current (I _{SINIK}) = 800 μA AVDD – 1 CLOCK Internal Clock Frequency Accuracy Duty Cycle Output Low Voltage, V _{OL} Output Low Voltage, V _{OL} AWHZ Accuracy Duty Cycle Output Low Voltage, V _{OL} After user calibration at 25°C ±2 °C μV/K Atron AVTO AVTO AVTO AVTO AVTO AVTO AVTO AVTO	Input Current Drift			0.6		nA/°C
Common-Mode Rejection 95	Normal Mode Rejection					
TEMPERATURE SENSOR Accuracy Sensitivity After user calibration at 25°C Sensitivity GENERAL-PURPOSE OUTPUTS (GPIO0, GPIO1, GPO2, AND GPO3) Floating State Output Capacitance Output Voltage ⁴ High, V _{OH} Low, V _{OL} Sink current (I _{SOURCE}) = 200 μA AVDD – 1 AVSS + 0.4 V CLOCK Internal Clock Frequency Accuracy Duty Cycle Output Low Voltage, V _{OL} AVB – 2.5% MHz 4 MHz 4 MHz 4 0.4 MHz 50 MHz 7 0.4 V V Output Low Voltage, V _{OL} Output Low Voltage, V _{OL} Output Low Voltage, V _{OL}	Common-Mode Rejection	'		95		dB
Accuracy Sensitivity GENERAL-PURPOSE OUTPUTS (GPIO0, GPIO1, GPO2, AND GPO3) Floating State Output Capacitance Output Voltage ⁴ High, VoH Low, VoL CLOCK Internal Clock Frequency Accuracy Duty Cycle Output Low Voltage, VoL Accuracy Output Low Voltage, VoL Accuracy Output Low Voltage, VoL Accuracy Output Low Voltage, VoL After user calibration at 25°C #2 #4 AFT AVDD - 1 AVSS + 0.4 V MHz Accuracy Frequency Accuracy Output Low Voltage, VoL Output Low Voltage, VoL	•					
Sensitivity 477 μV/K GENERAL-PURPOSE OUTPUTS (GPIO0, GPIO1, GPO2, AND GPO3) With respect to AVSS 5 pF Output Voltage ⁴ High, V _{OH} Low, V _{OL} Source current (I _{SOURCE}) = 200 μA Sink current (I _{SINK}) = 800 μA AVDD – 1 V CLOCK Internal Clock Frequency Accuracy Duty Cycle Output Low Voltage, V _{OL} 4 MHz -2.5% +2.5% % Output Low Voltage, V _{OL} 0.4 V		After user calibration at 25°C		±2		°C
GENERAL-PURPOSE OUTPUTS (GPIO0, GPIO1, GPO2, AND GPO3) Floating State Output Capacitance Output Voltage ⁴ High, VoH Low, VoL Sink current (I _{SOURCE}) = 200 μA Sink current (I _{SINK}) = 800 μA CLOCK Internal Clock Frequency Accuracy Duty Cycle Output Low Voltage, VoL With respect to AVSS AVDD – 1 AVDD – 1 AVDD – 1 AVDD – 1 AVSS + 0.4 V AVDD – 1 AVDD – 1 AVSS + 0.4 V AVSS + 0.4 AVDD – 1 AVSS + 0.4 V O.4 V O.4	•					
Floating State Output Capacitance Output Voltage ⁴	GENERAL-PURPOSE OUTPUTS	With respect to AVSS				
Output Voltage ⁴ High, V _{OH} Source current (I _{SOURCE}) = 200 μA AVDD – 1 V Low, V _{OL} Sink current (I _{SINK}) = 800 μA AVSS + 0.4 V CLOCK Internal Clock 4 MHz Frequency 4 MHz Accuracy -2.5% +2.5% % Duty Cycle 50 % Output Low Voltage, V _{OL} 0.4 V				5		nF
High, VoH Source current (Isource) = 200 μA AVDD - 1 V Low, VoL Sink current (Isink) = 800 μA AVSS + 0.4 V CLOCK Internal Clock 4 MHz Frequency 4 MHz Accuracy -2.5% +2.5% % Duty Cycle 50 % Output Low Voltage, VoL 0.4 V				J		Pi
Low, Vol. Sink current (I _{SINK}) = 800 μA AVSS + 0.4 V CLOCK Internal Clock 4 MHz Frequency 4 -2.5% +2.5% % Duty Cycle 50 % Output Low Voltage, Vol. 0.4 V		Source current (Isource) = 200 HA	AVDD _ 1			V
CLOCK Internal Clock 4 MHz Frequency 4 +2.5% % Accuracy -2.5% +2.5% % Duty Cycle 50 % Output Low Voltage, Vol. 0.4 V	_	•	TAVOD 1		$\Delta V/SS \pm 0.4$	
Internal Clock 4 MHz Frequency 4 +2.5% % Accuracy −2.5% +2.5% % Duty Cycle 50 % Output Low Voltage, Vol. 0.4 V		Similar (ishay ooo pri			7,755 1 0.1	
Frequency 4 MHz Accuracy -2.5% +2.5% % Duty Cycle 50 % Output Low Voltage, Vol. 0.4 V						
Accuracy −2.5% +2.5% % Duty Cycle 50 % Output Low Voltage, Vol 0.4 V				4		MHz
Duty Cycle 50 % Output Low Voltage, Vol 0.4 V	-		_2 5%	7	+2.5%	
Output Low Voltage, V _{OL} 0.4 V	•		-2.370	50	T Z.J /0	
				50	0.4	
Output High Voltage Vou	Output High Voltage, Vol		0.8 × IOVDD		U. 4	V

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
Crystal					
Frequency		14	16	16.384	MHz
Start-Up Time			10		μs
External Clock (CLKIO)			4	4.096	MHz
Duty Cycle		30	50	70	%
LOGIC INPUTS					
Input Voltage ⁴					
High, V _{INH}	2 V ≤ IOVDD < 2.3 V	0.65 × IOVDD			V
	2.3 V ≤ IOVDD ≤ 5.5 V	0.7 × IOVDD			V
Low, V _{INL}	2 V ≤ IOVDD < 2.3 V			$0.35 \times IOVDD$	V
	2.3 V ≤ IOVDD ≤ 5.5 V			0.7	V
Hysteresis	IOVDD ≥ 2.7 V	0.08		0.25	V
·	IOVDD < 2.7 V	0.04		0.2	V
Leakage Current		-10		+10	μΑ
LOGIC OUTPUT (DOUT/RDY)					
Output Voltage ⁴					
High, V _{OH}	IOVDD ≥ 4.5 V, I _{SOURCE} = 1 mA	0.8 × IOVDD			V
3 ,	$2.7 \text{ V} \leq \text{IOVDD} < 4.5 \text{ V}, I_{\text{SOURCE}} = 500 \mu\text{A}$	0.8 × IOVDD			V
	IOVDD < 2.7 V, I _{SOURCE} = 200 µA	0.8 × IOVDD			V
Low, V_{OI}	$IOVDD \ge 4.5 \text{ V}, I_{SINK} = 2 \text{ mA}$			0.4	V
, 52	$2.7 \text{ V} \leq \text{IOVDD} < 4.5 \text{ V}, I_{\text{SINK}} = 1 \text{ mA}$			0.4	V
	$IOVDD < 2.7 \text{ V, } I_{SINK} = 400 \mu\text{A}$			0.4	V
Leakage Current ⁴	Floating state	-10		+10	μA
Output Capacitance	Floating state		10		pF
POWER REQUIREMENTS					T.
Power Supply Voltage					
AVDD to AVSS		4.5		5.5	V
AVSS to DGND		-2.75		0	V
IOVDD to DGND		2		5.5	V
IOVDD to AVSS	For AVSS < DGND			6.35	V
POWER SUPPLY CURRENTS ⁷	All outputs unloaded, digital inputs connected to IOVDD or DGND				
Full Operating Mode					
AVDD Current	Including internal reference		5.3	6.63	mA
IOVDD Current	Internal clock		0.85	1.12	mA
Standby Mode	All $V_{IN} = 0 \text{ V}$		45		μA
Power-Down Mode	AII V _{IN} = 0 V		20		μA
POWER DISSIPATION					-
Full Operating Mode			31		mW
Standby Mode			223		μW
Power-Down Mode			100		μW

¹ The full specification is guaranteed for a differential input signal of ±10 V. The device is functional up to a differential input signal of ±V_{REF} × 10. However, the specified absolute (pin) voltage must not be exceeded for proper function.

² Following a system zero-scale calibration, the offset error is in the order of the noise for the programmed output data rate selected. An internal zero-scale calibration at low level inputs reduces the offset error in the order of the noise for the programmed output data rate selected.

To improve performance, use an external reference with better accuracy and lower temperature coefficient.

⁴ Specification is not production tested but is supported by characterization data at the initial product release.

⁵ Following a system full-scale calibration, the gain error is reduced to the order of the noise for the programmed output data rate.

⁶ This specification includes moisture sensitivity level (MSL) preconditioning effects.
⁷ This specification is with no load on the REFOUT pin and the digital output pins.

TIMING CHARACTERISTICS

 $IOVDD = 2 V to 5.5 V (single-supply), IOVDD = 2 V to 3.6 V (split-supply), Input Logic 0 = 0 V, Input Logic 1 = IOVDD, and capacitive load (<math>C_{LOAD}$) = 20 pF, unless otherwise noted.

Table 2.

Parameter	Limit at T _{MIN} , T _{MAX}	Unit	Description ^{1, 2}
SCLK			
t ₃	25	ns min	SCLK high pulse width
t ₄	25	ns min	SCLK low pulse width
READ OPERATION			
t_1	0	ns min	CS falling edge to DOUT/RDY active time
	15	ns max	IOVDD = 4.75 V to 5.5 V
	40	ns max	IOVDD = 2 V to 3.6 V
t_2 ³	0	ns min	SCLK active edge to data valid delay ⁴
	12.5	ns max	IOVDD = 4.75 V to 5.5 V
	25	ns max	IOVDD = 2 V to 3.6 V
t ₅ ⁵	2.5	ns min	Bus relinquish time after CS inactive edge
	20	ns max	
t ₆	0	ns min	SCLK inactive edge to CS inactive edge
t ₇	10	ns min	SCLK inactive edge to DOUT/RDY high/low
WRITE OPERATION			
t ₈	0	ns min	CS falling edge to SCLK active edge setup time⁴
t ₉	8	ns min	Data valid to SCLK edge setup time
t ₁₀	8	ns min	Data valid to SCLK edge hold time
t ₁₁	5	ns min	CS rising edge to SCLK edge hold time

¹ Sample tested during initial release to ensure compliance.

² See Figure 2 and Figure 3.

 $^{^3}$ This parameter is defined as the time required for the output to cross the V_{OL} or V_{OH} limits.

⁴ The SC<u>LK active</u> edge is the falling edge of SCLK.

⁵ DOUT/RDY returns high after a read of the data register. In single conversion mode and continuous conversion mode, the same data can be read again, if required, while DOUT/RDY is high. However, care must be taken to ensure that subsequent reads do not occur close to the next output update. If the continuous read feature is enabled, the digital word can be read only once.

Timing Diagrams




Figure 2. Read Cycle Timing Diagram




Figure 3. Write Cycle Timing Diagram

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 3.

Parameter	Rating
AVDD to AVSS	-0.3 V to +6.5 V
AVDD to DGND	-0.3 V to +6.5 V
IOVDD to DGND	-0.3 V to +6.5 V
IOVDD to AVSS	-0.3 V to +7.5 V
AVSS to DGND	-3.25 V to +0.3 V
VINx to AVSS	-65 V to +65 V
ADCINx to AVSS	-0.3 V to AVDD $+ 0.3 V$
Reference Input Voltage to AVSS	-0.3 V to AVDD + 0.3 V
Digital Input Voltage to DGND	-0.3 V to IOVDD + 0.3 V
Digital Output Voltage to DGND	-0.3 V to IOVDD + 0.3 V
Digital Input Current	10 mA
Temperature	
Operating Range	−40°C to +105°C
Storage Range	−65°C to +150°C
Maximum Junction	150°C
Lead Soldering, Reflow	260°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

 θ_{IC} is the thermal resistance from the junction to the package case.

Table 4. Thermal Resistance

Package Type ¹	θ_{JA}^2	θ _{JC} ³	Unit
CP-40-15	34	2.63	°C/W

¹ 4-layer JEDEC PCB.

ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

Charged device model (CDM) per ANSI/ESDA/JEDEC JS-002.

ESD Ratings for AD4116

Table 5. AD4116, 40-Lead LFCSP

ESD Model	Withstand Threshold (V)	Class
HBM	±1000	1C
CDM	±1250	C3

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

 $^{^2}$ Thermal impedance simulated values are based on JEDEC 2S2P thermal test PCB with 16 thermal vias. θ_{JA} is specified for a device soldered on a JEDEC test PCB for surface-mount packages. See JEDEC JESD-51.

³ A cold plate is attached to the PCB bottom and measured at the exposed paddle.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 4. Pin Configuration

Table 6. Pin Function Descriptions

Pin No.	Mnemonic ¹	Type ²	Description
1	VINCOM	Al	Voltage Input Common. Voltage inputs are referenced to the VINCOM pin when configured as single-ended (connect the VINCOM pin to analog ground), or a negative input of an input pair with VIN10 in differential configuration.
2	VIN0	Al	Voltage Input 0. Input referenced to VINCOM in single-ended configuration, or a positive input of an input pair with VIN1 in differential configuration.
3	VIN1	Al	Voltage Input 1. Input referenced to VINCOM in single-ended configuration, or a negative input of an input pair with VINO in differential configuration.
4	VIN2	Al	Voltage Input 2. Input referenced to VINCOM in single-ended configuration, or a positive input of an input pair with VIN3 in differential configuration.
5	VIN3	Al	Voltage Input 3. Input referenced to VINCOM in single-ended configuration, or a negative input of an input pair with VIN2 in differential configuration.
6	REFOUT	AO	Buffered Output of Internal Reference. The output is 2.5 V with respect to AVSS. Decouple the REFOUT pin to AVSS using a 0.1 μF capacitor.
7	REGCAPA	AO	Analog Low Dropout (LDO) Regulator Output. Decouple the REGCAPA pin to AVSS using a 1 μ F capacitor and a 0.1 μ F capacitor.
8	AVSS	Р	Negative Analog Supply. This supply ranges from –2.75 V to 0 V and is nominally set to 0 V.
9	AVDD	Р	Analog Supply Voltage. This voltage ranges from 4.5 V to 5.5 V with respect to AVSS.
10	DNC	N/A	Do Not Connect. Do not connect anything to this pin.
11	VBIAS-	Al	Voltage Bias Negative. The VBIAS – pin is setting the bias voltage for the voltage input analog front-end. Connect the VBIAS – pin to AVSS.
12	XTAL1	Al	Input 1 for Crystal.
13	XTAL2/CLKIO	AI/DI	Input 2 for Crystal/Clock Input or Output. See the CLOCKSEL bit settings in the ADCMODE register for more information.
14	DOUT/RDY	DO	Serial Data Output/Data Ready Output. This pin serves a dual purpose. It functions as a serial data output pin to access the output shift register of the ADC. The output shift register can contain data from any of the on-chip data or control registers. The data-word/control word information is placed on the DOUT/RDY pin on the SCLK falling edge and is valid on the SCLK rising edge. When CS is high, the DOUT/RDY output is tristated. When CS is low, and a register is not being read, DOUT/RDY operates as a data ready pin, going low to indicate the completion of a conversion. If the data is not read after the conversion, the pin goes high before the next update occurs. The DOUT/RDY falling edge can be used as an interrupt to a processor, indicating that valid data is available.

Pin No.	Mnemonic ¹	Type ²	Description
15	DIN	DI	Serial Data Input to the Input Shift Register on the ADC. Data in this shift register is transferred to the control registers in the ADC, with the register address (RA) bits of the communications register identifying the appropriate register. Data is clocked in on the rising edge of SCLK.
16	SCLK	DI	Serial Clock Input. This serial clock input is for data transfers to and from the ADC. SCLK has a Schmitt triggered input.
17	<u>CS</u>	DI	Chip Select Input. The $\overline{\text{CS}}$ pin is an active low logic input used to select the ADC. Use $\overline{\text{CS}}$ to select the ADC in systems with more than one device on the serial bus. $\overline{\text{CS}}$ can be hardwired low, allowing the ADC to operate in 3-wire mode with SCLK, DIN, and DOUT/ $\overline{\text{RDY}}$ used to interface with the device. When $\overline{\text{CS}}$ is high, the DOUT/ $\overline{\text{RDY}}$ output is tristated.
18	ERROR	DI/O	Error Input/Output or General-Purpose Output. The ERROR pin can be used in one of the following three modes:
			Active low error input mode. This mode sets the ADC_ERROR bit in the status register.
			Active low, open-drain error output mode. The status register error bits are mapped to the ERROR pin. The ERROR pins of multiple devices can be wired together to a common pull-up resistor so that an error on any device can be observed.
			General-purpose output mode. The status of the pin is controlled by the ERR_DAT bit in the GPIOCON register. The pin is referenced between IOVDD and DGND.
19	SYNC	DI	Synchronization Input. Allows synchronization of the digital filters and analog modulators when using multiple AD4116 devices.
20	IOVDD	P	Digital I/O Supply Voltage. The IOVDD voltage ranges from 2 V to 5.5 V (nominal). IOVDD is independent of AVDD. For example, IOVDD can be operated at 3.3 V when AVDD equals 5 V, or vice versa. If AVSS is set to –2.5 V, the voltage on IOVDD must not exceed 3.6 V.
21	DGND	Р	Digital Ground.
22	REGCAPD	AO	Digital LDO Regulator Output. The REGCAPD pin is for decoupling purposes only. Decouple the REGCAPD pin to DGND using a 1 µF capacitor.
23	GPIO0	DI/O	General-Purpose Input and Output 0. Logic input and output on the GPIO0 pin is referred to the AVDD and AVSS supplies.
24	GPIO1	DI/O	General-Purpose Input and Output 1. Logic input and output on the GPIO1 pin is referred to the AVDD and AVSS supplies.
25	GPO2	DO	General-Purpose Output 2. Logic output on the GPIO2 pin is referred to the AVDD and AVSS supplies.
26	VIN4	Al	Voltage Input 4. Input referenced to VINCOM in single-ended configuration, or a positive input of an input pair with VIN5 in differential configuration.
27	VIN5	AI	Voltage Input 5. Input referenced to VINCOM in single ended configuration, or a negative input of an input pair with VIN4 in differential configuration.
28	VIN6	AI	Voltage Input 6. Input referenced to VINCOM in single-ended configuration, or a positive input of an input pair with VIN7 in differential configuration.
29 30	VIN7	Al	Voltage Input 7. Input referenced to VINCOM in single-ended configuration, or a negative input of an input pair with VIN6 in differential configuration. Voltage Input 8. Input referenced to VINCOM in single-ended configuration, or a positive input of an
31	VIN9	Al	input pair with VIN9 in differential configuration. Voltage Input 9. Input referenced to VINCOM in single-ended configuration, or a positive input of an
32	VIN9	Al	input pair with VIN8 in differential configuration. Voltage Input 10. Input referenced to VINCOM in single-ended configuration, or a negative input of an
33	ADCIN11	AI	input pair with VINCOM in differential configuration. Low Level ADC Input 11. Input referenced to ADCIN15 in pseudo differential input, or a positive input of
34	ADCIN11	AI	an input pair with ADCIN12 in differential configuration. Low Level ADC Input 12. Input referenced to ADCIN15 in pseudo differential input, or a negative input of a positive input of an input pair with ADCIN12 in differential configuration.
35	ADCIN12	Al	of an input pair with ADCIN11 in differential configuration. Low Level ADC Input 13. Input referenced to ADCIN15 in pseudo differential input, or a positive input of
36	ADCIN13	AI	an input pair with ADCIN14 in differential configuration. Low Level ADC Input 14. Input referenced to ADCIN15 in pseudo differential input, or a positive input of an input pair with ADCIN14 in differential configuration.
	ADCIN14		of an input pair with ADCIN13 in differential configuration. Low Level ADC Input 15. Low level inputs are referenced to the ADCIN15 pin when configured as
37	ADCINTO	Al	pseudo differential input, or a negative input of an input pair with any of the low level input pins in a differential input.
38	GPO3	DO	General-Purpose Output 3. Logic output on the GPO3 pin is referred to the AVDD and AVSS supplies.

Pin No.	Mnemonic ¹	Type ²	Description
39	REF-	Al	Reference Input Negative Terminal. REF – can span from AVSS to AVDD – 1 V. Reference can be selected through the REF_SELx bits in the setup configuration registers.
40	REF+	AI	Reference Input Positive Terminal. An external reference can be applied between REF+ and REF REF+ can span from AVDD to AVSS + 1 V. Reference can be selected through the REF_SELx bits in the setup configuration registers.
	EP	P	Exposed Pad. Solder the exposed pad to a similar pad on the PCB under the exposed pad to confer mechanical strength to the package and for heat dissipation. The exposed pad must be connected to AVSS through this pad on the PCB.

¹ Note that, throughout this data sheet, the dual function pin mnemonics are referenced by the relevant function only. ² Al means analog input, AO means analog output, P means power supply, N/A means not applicable, DI means digital input, DO means digital output, and DI/O means bidirectional digital input and output.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. Noise (Voltage Input, Output Data Rate = 1.25 SPS)




Figure 6. Noise (Voltage Input, Output Data Rate = 5.194 kSPS)




Figure 7. Noise (Voltage Input, Output Data Rate = 62.5 kSPS)




Figure 8. Histogram (Voltage Input, Output Data Rate = 1.25 SPS)




Figure 9. Histogram (Voltage Input, Output Data Rate = 5.194 kSPS)




Figure 10. Histogram (Voltage Input, Output Data Rate = 62.5 kSPS)




Figure 11. Noise (Low Level Input, Output Data Rate = 1.25 SPS)




Figure 12. Noise (Low Level Input, Output Data Rate = 5.194 kSPS)




Figure 13. Noise (Low Level Input, Output Data Rate = 62.5 kSPS)




Figure 14. Histogram (Low Level Input, Output Data Rate = 1.25 SPS)




Figure 15. Histogram (Low Level Input, Output Data Rate = 5.194 kSPS)




Figure 16. Histogram (Low Level Input, Output Data Rate = 62.5 kSPS)




Figure 17. Common-Mode Rejection (CMR) vs. V_{IN} Frequency ($V_{IN} = 1 V$, 10 Hz to 70 Hz, Output Data Rate = 20 SPS Enhanced Filter)




Figure 18. ADC PSRR vs. V_{IN} Frequency




Figure 19. INL vs. V_{IN} (Voltage Input at 192.5 μ s Settling)




Figure 20. INL vs ADCIN (Low Level Input)




Figure 21. Internal Oscillator Frequency and Accuracy Distribution Histogram




Figure 22. Internal Oscillator Frequency vs. Temperature




Figure 23. Offset Error Distribution Histogram (Voltage Input at 192.5 µs Settling)




Figure 24. Offset Error Distribution Histogram (Low Level Input)




Figure 25. Offset Error Drift Distribution Histogram (Voltage Input at 192.5 µs Settling)




Figure 26. Offset Error Drift Distribution Histogram (Low Level Input)




Figure 27. Gain Error Distribution Histogram (Voltage Input at 192.5 µs Settling)




Figure 28. Gain Error Distribution Histogram (Low Level Input)




Figure 29. Gain Error Drift Distribution Histogram (Voltage Input at 192.5 µs Settling)




Figure 30. TUE Distribution Histogram (Voltage Input at 96.5 μs Settling)




Figure 31. Gain Error Drift Distribution Histogram (Low Level Input)




Figure 32. TUE Distribution Histogram (Low Level Input)

NOISE PERFORMANCE AND RESOLUTION

Table 7 to Table 10 show the rms noise, peak-to-peak noise, effective resolution, and the noise free (peak-to-peak) resolution of the AD4116 for various ODRs. These values are typical and are measured with an external 2.5 V reference, analog input buffers enabled and with the ADC continuously converting on multiple channels. The values in Table 7 and Table 8 are generated for the ± 10 V voltage input range, with a

differential input voltage of 0 V. The values in Table 9 and Table 10 are generated for the $\pm V_{REF}$ input range, with a differential input voltage of 0 V. It is important to note that the peak-to-peak resolution is calculated based on the peak-to-peak noise. The peak-to-peak resolution represents the resolution for which there is no code flicker.

Table 7. ±10 V Voltage Input RMS Noise Resolution vs. ODR Using a Sinc5 + Sinc1 Filter

Default ODR (SPS); SING_CYC = 0 and Single Channel Enabled	ODR (SPS per Channel); SING_CYC = 1 or Multiple Channels Enabled	Settling Time ¹	Notch Frequency (Hz)	Noise (μV rms) ²	Effective Resolution (Bits)	Noise (μV p-p)	Peak-to-Peak Resolution (Bits)
62,500	12,422.36	80.5 μs	62,500	326.60	15.90	2038.60	13.26
31,250	10,362.69	96.5 μs	31,250	271.80	16.17	1778.01	13.46
15,625	7,782.1	128.5 μs	15,625	209.60	16.54	1360.18	13.84
10,416.7	6,230.53	160.5 μs	10,416.7	171.80	16.83	1093.80	14.16
5,194.8	5,194.8	192.5 μs	7,812.5	151.40	17.01	1006.20	14.28
2,496.9	2,496.9	400.5 μs	2,976.19	95.46	17.68	585.80	15.06
1007.6	1007.6	992.50 μs	1077.59	56.48	18.43	373.60	15.71
499.9	499.9	2.00 ms	516.53	39.56	18.95	247.80	16.30
390.6	390.6	2.56 ms	400.64	35.82	19.09	235.80	16.37
200.3	200.3	4.99 ms	202.92	25.72	19.57	163.40	16.90
100.0	100.0	10.00 ms	100.6	19.08	20.00	116.00	17.40
59.75	59.75	16.74 ms	59.98	15.22	20.33	98.16	17.64
49.84	49.84	20.06 ms	50	14.07	20.44	76.89	17.99
20.00	20.00	50.00 ms	20.03	10.32	20.89	51.85	18.56
16.65	16.65	60.06 ms	16.67	9.62	20.99	50.66	18.59
10.00	10.00	100.00 ms	10.01	8.67	21.14	42.32	18.85
5.00	5.00	200.00 ms	5	7.78	21.29	38.74	18.98
2.50	2.50	400.00 ms	2.5	6.52	21.55	32.78	19.22
1.25	1.25	800.00 ms	1.25	6.23	21.61	31.59	19.27

¹ The settling time is rounded to the nearest microsecond, which is reflected in the output data rate and channel switching rate. Channel switching rate = 1 ÷ settling time.

Table 8. ±10 V Voltage Input RMS Noise Resolution vs. ODR Using a Sinc3 Filter

Default ODR (SPS);	ODR (SPS per Channel);	c	Notch		Effective		Peak-to-Peak
SING_CYC = 0 and Single Channel Enabled	SING_CYC = 1 or Multiple Channels Enabled	Settling Time ¹	Frequency (Hz)	Noise (μV rms) ²	Resolution (Bits)	Noise (μV p-p)	Resolution (Bits)
62,500	20,618.56	48.5 μs	62,500	1213.00	14.01	7641.80	11.35
31,250	10,362.69	96.5 μs	31,250	279.20	16.13	1748.20	13.49
15,625	5,194.81	192.5 μs	15,625	163.40	16.90	1031.76	14.24
10,416.7	3,466.2	288.5 μs	10,416.7	133.38	17.19	891.69	14.46
5,208.3	1,734.61	576.5 μs	5,208.3	95.20	17.68	608.60	15.01
2,500	832.99	1.20 ms	2,500	64.90	18.23	435.00	15.49
1008.1	335.97	2.98 ms	1008.1	41.82	18.87	260.80	16.23
500	166.65	6.00 ms	500	30.12	19.34	205.40	16.57
400.64	133.54	7.49 ms	400.64	27.68	19.46	179.60	16.77
200.32	66.77	14.98 ms	200.32	20.22	19.92	140.00	17.12
100.0	33.3	30.00 ms	100.0	15.30	20.32	96.46	17.67
59.98	19.99	50.02 ms	59.98	12.88	20.57	87.62	17.81
50	16.67	60.00 ms	50.00	12.40	20.62	60.79	18.34
20	6.67	150.00 ms	20.00	8.64	21.14	42.91	18.83
16.67	5.56	180.00 ms	16.67	8.34	21.20	42.91	18.79

 $^{^2}$ Based on 1000 samples for data rates \geq 59.75 SPS per channel, and based on 100 samples for data rates \leq 49.84 SPS per channel.

Default ODR (SPS); SING_CYC = 0 and Single Channel Enabled	ODR (SPS per Channel); SING_CYC = 1 or Multiple Channels Enabled	Settling Time ¹	Notch Frequency (Hz)	Noise (μV rms) ²	Effective Resolution (Bits)	Noise (μV p-p)	Peak-to-Peak Resolution (Bits)
10	3.33	300.00 ms	10.00	8.25	21.20	42.91	18.80
5	1.67	600.00 ms	5.00	8.25	21.20	41.72	18.85
2.5	0.83	1.20 sec	2.50	8.13	21.23	41.72	18.88
1.25	0.42	2.4 sec	1.25	6.68	21.51	33.38	19.20

¹ The settling time is rounded to the nearest microsecond, which is reflected in the output data rate and channel switching rate. Channel switching rate = 1 \div settling time. ² Based on 1000 samples for data rates ≥ 59.98 SPS per channel, and based on 100 samples for data rates ≤ 50 SPS per channel.

Table 9. ±VREF Low-level Input RMS Noise Resolution vs. ODR Using a Sinc5 + Sinc1 Filter

Default ODR (SPS); SING_CYC = 0 and Single Channel Enabled	ODR (SPS per Channel); SING_CYC = 1 or Multiple Channels Enabled	Settling Time ¹	Notch Frequency (Hz)	Noise (μV rms) ²	Effective Resolution (Bits)	Noise (μV p-p)	Peak-to-Peak Resolution (Bits)
62,500	12,422.36	80.5 μs	62,500	9.6	18.99	63.36	16.27
31,250	10,362.69	96.5 μs	31,250	8.3	19.20	54.78	16.48
15,625	7,782.1	128.5 μs	15,625	6.3	19.60	41.58	16.88
10,416.7	6,230.53	160.5 μs	10,416.7	6.1	19.79	36.3	17.07
5,194.8	5,194.8	192.5 μs	7,812.5	4.9	19.96	32.34	17.24
2,496.9	2,496.9	400.5 μs	2,976.19	3.2	20.58	21.12	17.85
1007.6	1007.6	992.50 μs	1077.59	1.95	21.29	12.87	18.57
499.9	499.9	2.00 ms	516.53	1.3	21.87	8.58	19.15
390.6	390.6	2.56 ms	400.64	1.2	21.99	7.92	19.27
200.3	200.3	4.99 ms	202.92	0.85	22.49	5.61	19.77
100.0	100.0	10.00 ms	100.6	0.6	22.99	3.96	20.27
59.75	59.75	16.74 ms	59.98	0.45	23.41	2.97	20.68
49.84	49.84	20.06 ms	50	0.4	23.58	2.64	20.85
20.00	20.00	50.00 ms	20.03	0.26	24	1.716	21.47
16.65	16.65	60.06 ms	16.67	0.23	24	1.518	21.65
10.00	10.00	100.00 ms	10.01	0.18	24	1.188	22.00
5.00	5.00	200.00 ms	5	0.13	24	0.858	22.47
2.50	2.50	400.00 ms	2.5	0.09	24	0.594	23.00
1.25	1.25	800.00 ms	1.25	0.07	24	0.462	23.37

¹ The settling time is rounded to the nearest microsecond, which is reflected in the output data rate and channel switching rate. Channel switching rate = 1 ÷ settling time.

Table 10. ±V_{REF} Low Level Input RMS Noise Resolution vs. ODR Using a Sinc3 Filter

Default ODR (SPS); SING_CYC = 0 and Single Channel Enabled	ODR (SPS per Channel); SING_CYC = 1 or Multiple Channels Enabled	Settling Time ¹	Notch Frequency (Hz)	Noise (μV rms) ²	Effective Resolution (Bits)	Noise (μV p-p)	Peak-to-Peak Resolution (Bits)
62,500	20,618.56	48.5 μs	62,500	105	15.54	693	12.82
31,250	10,362.69	96.5 μs	31,250	14	18.45	92.4	15.72
15,625	5,194.81	192.5 μs	15,625	5.8	19.72	38.28	16.99
10,416.7	3,466.2	288.5µs	10,416.7	4.7	20.02	31.02	17.30
5,208.3	1,734.61	576.5 μs	5,208.3	3.2	20.58	21.12	17.85
2,500	832.99	1.20 ms	2,500	1.95	21.29	12.87	18.57
1008.1	335.97	2.98 ms	1008.1	1.45	21.72	9.57	18.99
500	166.65	6.00 ms	500	0.98	22.28	6.468	19.56
400.64	133.54	7.49 ms	400.64	0.9	22.41	5.94	19.68
200.32	66.77	14.98 ms	200.32	0.64	22.90	4.224	20.17
100.0	33.3	30.00 ms	100.0	0.45	23.41	2.97	20.68
59.98	19.99	50.02 ms	59.98	0.33	23.85	2.178	21.13

² Based on 1000 samples for data rates \geq 59.98 SPS per channel, and based on 100 samples for data rates \leq 50 SPS per channel.

Default ODR (SPS); SING_CYC = 0 and Single Channel Enabled	ODR (SPS per Channel); SING_CYC = 1 or Multiple Channels Enabled	Settling Time ¹	Notch Frequency (Hz)	Noise (μV rms) ²	Effective Resolution (Bits)	Noise (μV p-p)	Peak-to-Peak Resolution (Bits)
50	16.67	60.00 ms	50.00	0.3	23.99	1.98	21.27
20	6.67	150.00 ms	20.00	0.2	24	1.32	21.85
16.67	5.56	180.00 ms	16.67	0.17	24	1.122	22.09
10	3.33	300.00 ms	10.00	0.14	24	0.924	22.37
5	1.67	600.00 ms	5.00	0.098	24	0.6468	22.88
2.5	0.83	1.20 sec	2.50	0.068	24	0.4488	23.41
1.25	0.42	2.4 sec	1.25	0.06	24	0.396	23.59

¹ The settling time is rounded to the nearest microsecond, which is reflected in the output data rate and channel switching rate. Channel switching rate = 1 \div settling time. ² Based on 1000 samples for data rates ≥ 59.98 SPS per channel, and based on 100 samples for data rates ≤ 50 SPS per channel.

THEORY OF OPERATION

The AD4116 offers the user a fast settling, high resolution, multiplexed ADC with high levels of configurability, including the following features:

- Six fully differential or eleven single-ended voltage inputs.
- A high impedance voltage divider with integrated precision matched resistors
- Embedded proprietary iPassives technology within a small device footprint.
- Two differential or four single-ended low level direct ADC inputs.
- Per channel configurability—up to eight different setups can be defined. A separate setup can be mapped to each of the channels. Each setup allows the user to configure whether the buffers are enabled or disabled, gain and offset correction, filter type, ODR, and reference source selection.
- Highly configurable digital filter enabling conversion rates up to 62.5 kSPS on a single channel and 12.422 kSPS switching using sinc5 + sinc1 filter.

The AD4116 includes a precision, 2.5 V, low drift (5 ppm/°C), band gap internal reference. This reference can be selected for use in ADC conversions, reducing the external component count. When enabled, the internal reference is output to the REFOUT pin. It can be used as a low noise biasing voltage for

the external circuitry and must be connected to a 0.1 μF decoupling capacitor.

The AD4116 includes two separate linear regulator blocks for both the analog and digital circuitry. The analog LDO regulator regulates the AVDD supply to $1.8~\rm V$.

The linear regulator for the digital IOVDD supply performs a similar function, regulating the input voltage applied at the IOVDD pin to 1.8 V. The serial interface signals always operate from the IOVDD supply seen at the pin; meaning that, if 3.3 V is applied to the IOVDD pin, the interface logic inputs and outputs operate at this level.

The AD4116 is designed for a multitude of factory automation and process control applications, such as programmable logic controller (PLC) and distributed control system (DCS) modules. The AD4116 reduces overall system cost and design burden while maintaining a high level of accuracy. The AD4116 offers the following system benefits:

- A single 5 V power supply.
- A guaranteed minimum 10 M Ω input impedance.
- An overrange voltage greater than ±10 V.
- A buffered low level input voltage.
- A high channel count
- Reduced calibration costs.




Figure 33. Typical Connection Diagram

POWER SUPPLIES

The AD4116 has two independent power supply pins: AVDD and IOVDD. The AD4116 has no specific requirements for a power supply sequence. However, when all power supplies are stable, a device reset is required. See the AD4116 Reset section for details on how to reset the device.

AVDD powers the internal 1.8 V analog LDO regulator, which powers the ADC core. AVDD also powers the crosspoint multiplexer and integrated input buffers. AVDD is referenced to AVSS, and AVDD – AVSS = 5 V. AVDD and AVSS can be a single 5 V supply or ± 2.5 V split supply. When using split supplies, consider the absolute maximum ratings (see the Absolute Maximum Ratings section).

IOVDD powers the internal 1.8 V digital LDO regulator. This regulator powers the digital logic of the ADC. IOVDD sets the voltage levels for the serial peripheral interface (SPI) of the ADC. IOVDD is referenced to DGND, and IOVDD to DGND can vary from 2 V (minimum) to 5.5 V (maximum).

Single-Supply Operation (AVSS = DGND)

When the AD4116 is powered from a single supply connected to AVDD, the supply must be 5 V. In this configuration, AVSS and DGND can be shorted together on one single ground plane.

IOVDD can range from 2 V to 5.5 V in this unipolar input configuration.

DIGITAL COMMUNICATION

The AD4116 has a 3-wire or 4-wire SPI that is compatible with QSPI[™], MICROWIRE[®], and DSPs. The interface operates in SPI Mode 3 and can be operated with \overline{CS} tied low. In SPI Mode 3, SCLK idles high, the falling edge of SCLK is the drive edge, and the rising edge of SCLK is the sample edge. Data is clocked out on the falling and drive edge and data is clocked in on the rising and sample edge.




Figure 34. SPI Mode 3 SCLK Edges

Accessing the ADC Register Map

The communications register controls access to the full register map of the ADC. This register is an 8-bit write only register. On power-up or after a reset, the digital interface defaults to a state where it is expecting a write to the communications register. Therefore, all communication begins by writing to the communications register.

The data written to the communications register determines which register is being accessed and if the next operation is a read or write. The RA bits (Bits[5:0] in Register 0x00)

determine the specific register to which the read or write operation applies.

When the read or write operation to the selected register is complete, the interface returns to its default state, where it expects a write operation to the communications register.

In situations where interface synchronization is lost, a write operation of at least 64 serial clock cycles with DIN high returns the ADC to its default state by resetting the entire device, including the register contents. Alternatively, if $\overline{\text{CS}}$ is being used with the digital interface, returning $\overline{\text{CS}}$ high resets the digital interface to its default state and aborts any current operation.

Figure 35 and Figure 36 show writing to and reading from a register by first writing the 8-bit command to the communications register followed by the data for the addressed register.

Reading the ID register is the recommended method for verifying correct communication with the device. The ID register is a read only register and contains the value 0x34Dx for the AD4116




Figure 35. Writing to a Register (8-Bit Command with Register Address Followed by Data of 8 Bits, 16 Bits, or 24 Bits; Data Length Is Dependent on the Register Selected)




Figure 36. Reading from a Register (8-Bit Command with Register Address Followed by Data of 8 Bits, 16 Bits, 24, or 32 Bits; Data Length on DOUT Is Dependent on the Register Selected)

AD4116 RESET

After a power-up cycle and when the power supplies are stable, a device reset is required. In situations where interface synchronization is lost, a device reset is also required. A write operation of at least 64 serial clock cycles with DIN high returns the ADC to the default state by resetting the entire device, including the register contents. Alternatively, if $\overline{\text{CS}}$ is being used with the digital interface, returning $\overline{\text{CS}}$ high sets the digital interface to the default state and halts any serial interface operation.

Table 11. Communications Register Bit Map

1			`										
	Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
	0x00	COMMS	[7:0]	WEN	R/W		RA					0x00	W

Table 12. ID Register Bit Map

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x07	ID	[15:8]		ID[15:8]								R
		[7:0]		ID[7:0]								

¹ X means don't care.

CONFIGURATION OVERVIEW

After power-on or reset, the AD4116 default configuration is as follows:

- Channel configuration: Channel 0 is enabled, and the VINO and VIN1 pair is selected as the input. Setup 0 is selected.
- Setup configuration: the analog input buffers are disabled, and
 the reference input buffers are also disabled. The REF± pins
 are selected as the reference source. Note that for this
 setup, the default channel does not operate correctly
 because the input buffers need to be enabled for a V_{IN}
 input.
- Filter configuration: the sinc5 + sinc1 filter is selected and the maximum output data rate of 62.5 kSPS is selected.
- ADC mode: continuous conversion mode and the internal oscillator are enabled. The internal reference is disabled.
- Interface mode: CRC and the data and status output are disabled.

Note that only a few of the register setting options are shown. This list is only an example. For full register information, see the Register Details section.

Figure 37 shows an overview of the suggested flow for changing the ADC configuration, divided into the following three blocks:

- Channel configuration (see Box A in Figure 37)
- Setup configuration (see Box B in Figure 37)
- ADC mode and interface mode configuration (see Box C in Figure 37)

Channel Configuration

The AD4116 has 16 independent channels and 8 independent setups. The user can select any of the input pairs on any channel, as well as any of the eight setups for any channel, giving the user full flexibility in the channel configuration. This flexibility also allows per channel configuration when using differential inputs and single-ended inputs because each channel can have its own dedicated setup.

Channel Registers

The channel registers select which of the voltage inputs is used for that channel. This register also contains a channel enable and disable bit and the setup selection bits, which are used to select which of the eight available setups to use for this channel.

When the AD4116 is operating with more than one channel enabled, the channel sequencer cycles through the enabled channels in sequential order, from Channel 0 to Channel 15. If a channel is disabled, it is skipped by the sequencer. Details of the channel register for Channel 0 are shown in Table 13.




Figure 37. Suggested ADC Configuration Flow

Table 13. Channel Register 0

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x10	CH0	[15:8]	CH_EN0	SETUP_SEL0			Rese	rved	T[9:8]	0x8001	RW	
		[7:0]		INPUT[7:0]								

ADC Setups

The AD4116 has eight independent setups. Each setup consists of the following four registers:

- Setup configuration registers
- Filter configuration registers
- Gain registers
- · Offset registers

For example, Setup 0 consists of Setup Configuration Register 0, Filter Configuration Register 0, Gain Register 0, and Offset Register 0. Figure 38 shows the grouping of these registers. The setup is selectable from the channel registers (see the Channel Configuration section), which allows each channel to be assigned to one of eight separate setups. Table 14 through Table 17 show the four registers that are associated with Setup 0. This structure is repeated for Setup 1 to Setup 7.

Setup Configuration Registers

The setup configuration registers allow the user to select the output coding of the ADC by selecting between bipolar mode and unipolar mode. The user can select the reference source using these registers. Three options are available: a reference connected between the REF+ and REF- pins, the internal reference, or using AVDD – AVSS. The input and reference buffers can also be enabled or disabled using these registers.

Filter Configuration Registers

The filter configuration registers select which digital filter is used at the output of the ADC modulator. The order of the filter and the output data rate are selected by setting the bits in these registers. For more information, see the Digital Filter section.




Figure 38. ADC Setup Register Grouping

Table 14. Setup Configuration Register 0

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x20	SETUPCON0	[15:8]		Reserved		BI_UNIPOLAR0	REFBUF0+	REFBUF0-	INB	UF0	0x1000	RW
		[7:0]	Reserved	Reserved	REF	_SEL0		Res	erved			

Table 15. Filter Configuration Register 0

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x28	FILTCON0	[15:8]	SINC3_MAP0	Reserved			ENHFILTEN0	ENHFILT0			0x0500	RW
		[7:0]	Reserved	ORDER0				ODR0				

Table 16. Gain Register 0

Reg.	Name	Bits	Bits[23:0]	Reset	RW
0x38	GAIN0	[23:0]	GAIN0[32:0]	0x5XXXX0	RW

Table 17. Offset Register 0

Reg.	Name	Bits	Bits[15:0]	Reset	RW
0x30	OFFSET0	[23:0]	OFFSET0[23:0]	0x800000	RW

Gain Registers

The gain registers are 24-bit registers that hold the gain calibration coefficient for the ADC. The gain registers are read and write registers. The power-on reset value of the gain registers is 0x5XXXXX0. The gain registers are 24-bit read and write registers.

Offset Registers

The offset registers hold the offset calibration coefficient for the ADC. The power-on reset value of the offset registers is 0x800000. The offset registers are 24-bit read and write registers.

ADC Mode and Interface Mode Configuration

The ADC mode register and the interface mode register configure the core peripherals for use by the AD4116 and the mode for the digital interface.

ADC Mode Register

The ADC mode register primarily sets the conversion mode of the ADC to either continuous or single conversion. The user can also select the standby and power-down modes, as well as any of the calibration modes. In addition, this register contains the clock source select bits and internal reference enable bit. The reference select bits are contained in the setup configuration registers (see the ADC Setups section for more information). The details of this register are shown in Table 18.

Interface Mode Register

The interface mode register configures the digital interface operation. This register allows the user to control data-word length, CRC enable, data plus status read, and continuous read mode. The details of this register are shown in Table 19. For more information, see the Digital Interface section.

Table 18. ADC Mode Register

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x01	ADCMODE	[15:8]	REF_EN	Reserved	SING_CYC	Reserved		Delay			0x2000	RW
		[7:0]	Reserved	Mode			CLOCKSEL		Rese	rved		

Table 19. Interface Mode Register

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x02	IFMODE	[15:8]	F	Reserved		ALT_SYNC	IOSTRENGTH	Res	served	DOUT_RESET	0x0000	RW
		[7:0]	CONTREAD	DATA_ STAT	REG_ CHECK	Reserved	CRC_EN		Reserved	WL16		

CIRCUIT DESCRIPTION

MULIPLEXER

There are 12 standard voltage VIN pins and five low level voltage ADCIN pins: VIN0 to VIN10, VINCOM, ADCIN11 to ADCIN15. Each of these pins connects to the internal multiplexer. The multiplexer enables these inputs to be configured as input pairs (see the Voltage Inputs section and the Low Level Inputs section for more information on how to setup these inputs). The AD4116 can have up to 16 active channels. When more than one channel is enabled, the channels are automatically sequenced in order from the lowest enabled channel number to the highest enabled channel number. The output of the multiplexer is connected to the input of the integrated true rail-to-rail buffers. These buffers can be bypassed, and the multiplexer output can be directly connected to the switched capacitor input of the ADC. The simplified input circuits are shown in Figure 39 and Figure 40.




Figure 39. Simplified Low Level Input Circuit

25501-038




Figure 40. Simplified Voltage Input Circuit

VOLTAGE INPUTS

The unique integrated AFE of the AD4116 allows the user to configure for eleven single-ended inputs or six fully differential inputs. The integrated precision voltage divider on the analog front end has a division ratio of 10 and contains Analog Devices unique and patented iPassives technology to provide high impedance precision matched resistors that enable an input range of ±20 V from a single +5 V power supply. Due to the high input impedance on the analog front end, the conversion accuracy of the voltage inputs may be dependent on the selected output data rate when switching between channels or when SING_CYC is enabled. For high output data rates, the settling time is short; therefore, the large input impedance can influence the accuracy. If a slower output data rate is selected, the error is reduced as the ADC takes more time to process the analog input, which allows sufficient time for the front end to settle. Therefore, performing conversions at longer settling time minimizes the error.

Enable the input buffers in the corresponding setup configuration register for the voltage input channels (see Table 34).

Fully Differential Inputs

The differential inputs are paired together in the following pairs: VIN0 and VIN1, VIN2 and VIN3, VIN4 and VIN5, VIN6 and VIN7, VIN8 and VIN9, VIN10 and VINCOM.

Single-Ended Inputs

The user can measure up to 11 different single-ended voltage inputs. In this case, each voltage input must be paired with the VINCOM pin. Connect the VINCOM pin externally to the AVSS pin.

LOW LEVEL INPUTS

There are five low level input pins: ADCIN11, ADCIN12, ADCIN13, ADCIN14, and ADCIN15. Each of these pins connects to the internal crosspoint multiplexer. The crosspoint multiplexer enables any of these inputs to be configured as an input pair, either single-ended or fully differential.

The output of the multiplexer is connected to the input of the integrated true rail-to-rail buffers. These buffers can be bypassed, and the multiplexer output can be directly connected to the switched capacitor input of the ADC. In buffered mode, the input channel feeds into a high impedance input stage of the buffer amplifier. Therefore, the input can tolerate significant source impedances and is tailored for direct connection to external resistive input protection or EMC filtering. When operating the device in unbuffered mode, the device has a higher analog input current. Note that this unbuffered input path provides a dynamic load to the driving source. Therefore, RC combinations on the input pins can cause gain errors, depending on the output impedance of the source that is driving the ADC input.

Fully Differential Inputs

The differential low level inputs are paired together in the following pairs: ADCIN11 and ADCIN12, ADCIN13 and ADCIN14.

Single-Ended or Pseudo Differential Inputs

The user can measure up to four different single-ended or pseudo differential, low level voltage inputs. In this case, each voltage input must be paired with the ADCIN15 pin as the input common pin. An example is to connect the ADCIN15 pin externally to the AVSS pin in a single-ended configuration, meaning that the ADC can only convert positive input voltages. Another example is to connect ADCIN15 to the REFOUT voltage (that is, AVSS + 2.5 V) in a pseudo differential configuration, and then differential voltages from -2.5 V to +2.5 V can be converted.

ABSOLUTE INPUT PIN VOLTAGES

Voltage Inputs

The AD4116 voltage input pins are specified for an accuracy of ± 10 V, specifically for the differential voltage between any two voltage input pins.

The voltage input pins have separate specifications for the absolute voltage that can be applied, and the unique design of the voltage divider network of the analog front end enables overvoltage robustness on the AD4116, meaning that the allowed overvoltages vary depending on the AVDD supply. Figure 41 shows the different degrees of robustness that can be achieved for AVDD = 5 V. Figure 41 provides a visual representation and guidance on how an overvoltage on a voltage pin can affect the overall device accuracy.

The guaranteed accuracy section of Figure 41 shows the voltage range that can be applied to a voltage input pin and achieve guaranteed accuracy.




Figure 41. Absolute Input Pin Voltages, AVDD = 5 V

The no loss of accuracy sections show the voltage levels that can be applied without degrading the accuracy of other channels.

The no damage to device sections show the allowable positive and negative voltages that can be applied to a voltage input pin without exceeding the absolute maximum. The performance of other channels is degraded, but the performance recovers when the overvoltage is removed. This voltage range is specified as an absolute maximum rating of ± 65 V. Operation beyond the maximum operating conditions for extended periods can affect product reliability.

Low Level Inputs

The absolute, low level, input voltage in unbuffered mode includes the range between AVSS – 50 mV and AVDD + 50 mV. The absolute input voltage range in buffered mode is restricted to a range between AVSS and AVDD. This low level input voltage is specified with an absolute maximum rating of AVSS – 0.3 V to AVDD1 + 0.3 V.

DATA OUTPUT CODING

Voltage Inputs

When the ADC is configured for unipolar operation, the output code is natural (straight) binary with a zero differential input voltage resulting in a code of 00 ... 00, a midscale voltage resulting in a code of 100 ... 000, and a full-scale input voltage resulting in a code of 111 ... 111.

The output code for any input voltage is represented as

$$Code = (2^N \times V_{IN} \times 0.1)/V_{REF}$$

When the ADC is configured for bipolar operation, the output code is offset binary with a negative full-scale voltage resulting in a code of 000 ... 000, a zero differential input voltage resulting in a code of 100 ... 000, and a positive full-scale input voltage resulting in a code of 111 ... 111. The output code for any analog input voltage can be represented as

$$Code = 2^{N-1} \times ((V_{IN} \times 0.1/V_{REF}) + 1)$$

where:

N = 24.

 V_{IN} is the input voltage.

 V_{REF} is the reference voltage.

Low Level Inputs

When the ADC is configured for unipolar operation, the output code is natural (straight) binary with a zero differential input voltage resulting in a code of $00 \dots 00$, a midscale voltage resulting in a code of $100 \dots 000$, and a full-scale input voltage resulting in a code of $111 \dots 111$. The output code for any low-level input voltage is represented as

$$Code = (2^N \times V_{ADCIN})/V_{REF}$$

When the ADC is configured for bipolar operation, the output code is offset binary with a negative full-scale voltage resulting in a code of 000 ... 000, a zero differential input voltage resulting in a code of 100 ... 000, and a positive full-scale input voltage resulting in a code of 111 ... 111. The output code for any low-level input voltage is represented as

$$Code = 2^{N-1} \times ((V_{ADCIN}/V_{REF}) + 1)$$

where:

N = 24.

 V_{REF} is the reference voltage. V_{ADCIN} is the low level input voltage.

AD4116 REFERENCE

The AD4116 offers the user the option of either supplying an external reference to the REF+ and REF- pins of the device, using AVDD – AVSS, or by allowing the use of the internal 2.5 V, low noise, low drift reference. Select the reference source to be used by the analog input by setting the REF_SELx bits, Bits[5:4], in the setup configuration registers appropriately. By default, the AD4116 uses an external reference on power-up.

Internal Reference

The AD4116 includes a low noise, low drift voltage reference. The internal reference has a 2.5 V output. The internal reference is output on the REFOUT pin after the REF_EN bit in the ADC mode register is set and is decoupled to AVSS with a 0.1 μF capacitor. The AD4116 internal reference is disabled by default on power-up.

External Reference

The AD4116 has a fully differential reference input applied through the REF+ and REF– pins. Standard low noise, low drift voltage references, such as the ADR4525, are recommended for use. Apply the external reference to the AD4116 reference pins as shown in Figure 42. Decouple the output of any external reference to AVSS. As shown in Figure 42, the ADR4525 output is decoupled with a 0.1 μF capacitor at the output for stability purposes. The output is then connected to a 4.7 μF capacitor, which acts as a reservoir for any dynamic charge required by the ADC and is followed by a 0.1 μF decoupling capacitor at the REF+ input. This capacitor is placed as close as possible to the REF+ and REF– pins.

The REF- pin is connected directly to the AVSS potential. When an external reference is used instead of the internal reference to supply the AD4116, attention must be paid to the output of the REFOUT pin. The internal reference is controlled by the REF_EN bit (Bit 15) in the ADC mode register. If the internal reference is not being used elsewhere in the application, ensure that the REF_EN bit is disabled.




Figure 42. ADR4525 Connected to AD4116 REF± Pins

Table 20. Setup Configuration 0 Register

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x20	SETUPCON0	[15:8]	Reserved			BI_UNIPOLAR0	REFBUF0+	REFBUF0-	INBUF0		0x1000	RW
		[7:0]	Reserved	Reserved	Reserved REF_SELO		Reserved					

Table 21. ADC Mode Register

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x01	ADCMODE	[15:8]	REF_EN	Reserved	SING_CYC	Reserved		Delay			0x2000	RW
		[7:0]	Reserved		Mode C		CLOC	KSEL	Reserv	/ed		

BUFFERED REFERENCE INPUT

The AD4116 has true rail-to-rail, integrated, precision unity gain buffers on both ADC reference inputs. The buffers provide the benefit of providing high input impedance and allowing high impedance external sources to be directly connected to the reference inputs. The integrated reference buffers can fully drive the internal reference switch capacitor sampling network, simplifying the reference circuit requirements. Each reference input buffer amplifier is fully chopped, meaning that it minimizes the offset error drift and 1/f noise of the buffer. When using a reference, such as the ADR4525, these buffers are not required because these references, with proper decoupling, can drive the reference inputs directly.

CLOCK SOURCE

The AD4116 uses a nominal master clock of 4 MHz. The AD4116 can source its sampling clock from one of three sources:

- An internal oscillator
- An external crystal (use a 16 MHz crystal automatically divided internally to set the 4 MHz clock)
- An external clock source

All output data rates listed in this data sheet relate to a master clock rate of 4 MHz. Using a lower clock frequency from, for instance, an external source scales any listed data rate proportionally. To achieve the specified data rates, particularly rates for rejection of 50 Hz and 60 Hz, use a 4 MHz clock. The source of the master clock is selected by setting the CLOCKSEL bits (Bits[3:2]) in the ADC mode register. The default operation on power-up and reset of the AD4116 is to operate with the internal oscillator. It is possible to fine tune the output data rate and filter notch at low output data rates using the SINC3_MAPx bits.

Internal Oscillator

The internal oscillator runs at 16 MHz and is internally divided down to 4 MHz for the modulator and can be used as the ADC master clock. The internal oscillator is the default clock source for the AD4116 and is specified with an accuracy of -2.5% to +2.5%.

There is an option to allow the internal clock oscillator to be output on the XTAL2/CLKIO pin. The clock output is driven to the IOVDD logic level. This option can affect the dc performance of the AD4116 due to the disturbance introduced by the output driver. The extent to which the performance is affected depends on the IOVDD voltage supply. Higher IOVDD voltages create a wider logic output swing from the driver and affect performance to a greater extent. This effect is further exaggerated if the IOSTRENGTH bit is set at higher IOVDD levels.

External Crystal

If higher precision, lower jitter clock sources are required, the AD4116 can use an external crystal to generate the master clock. The crystal is connected to the XTAL1 and XTAL2/CLKIO pins. A recommended crystal for use is the FA-20H, a 16 MHz, 10 ppm, 9 pF crystal from Epson-Toyocom that is available in a surface-mount package. As shown in Figure 43, insert two capacitors (CX1 and CX2) from the traces connecting the crystal to the XTAL1 and XTAL2/CLKIO pins. These capacitors allow circuit tuning. Connect these capacitors to the DGND pin. The value for these capacitors depends on the length and capacitance of the trace connections between the crystal and the XTAL1 and XTAL2/CLKIO pins. Therefore, the values of these capacitors differ depending on the PCB layout and the crystal used.




Figure 43. External Crystal Connections

The external crystal circuitry can be sensitive to the SCLK edges, depending on the SCLK frequency, IOVDD voltage, crystal circuitry layout, and the crystal used. During crystal startup, any disturbances caused by the SLCK edges may cause double edges on the crystal input, resulting in invalid conversions until the crystal voltage has reached a high enough level such that any interference from the SCLK edges is insufficient to cause double clocking. This double clocking can be avoided by ensuring that the crystal circuitry has reached a sufficient voltage level after startup before applying any SCLK.

Because of the nature of the crystal circuitry, it is recommended that empirical testing of the circuit be performed under the required conditions, with the final PCB layout and crystal, to ensure correct operation.

External Clock

The AD4116 can also use an externally supplied clock. In systems where an externally supplied clock is used, the external clock is routed to the XTAL2/CLKIO pin. In this configuration, the XTAL2/ CLKIO pin accepts the externally sourced clock and routes it to the modulator. The logic level of this clock input is defined by the voltage applied to the IOVDD pin.

DIGITAL FILTER

The AD4116 has three flexible filter options to allow optimization of noise, settling time, and rejection:

- The sinc5 + sinc1 filter.
- The sinc3 filter.
- Enhanced 50 Hz and 60 Hz rejection filters.




Figure 44. Digital Filter Block Diagram

The filter and output data rate are configured by setting the appropriate bits in the filter configuration register for the selected setup. Each channel can use a different setup and therefore, a different filter and output data rate. See the Register Details for more information.

SINC5 + SINC1 FILTER

The sinc5 + sinc1 filter is targeted at multiplexed applications and achieves single cycle settling at output data rates of 5.195 kSPS and less. The sinc5 block output is fixed at the maximum rate of 62.5 kSPS, and the sinc1 block output data rate can be varied to control the final ADC output data rate. Figure 45 shows the frequency domain response of the sinc5 + sinc1 filter at a 50 SPS output data rate. The sinc5 + sinc1 filter has a slow roll-off over frequency and narrow notches.




Figure 45. Sinc5 + Sinc1 Filter Response at 50 SPS ODR

The output data rates with the accompanying settling time and rms noise for the sinc5 + sinc1 filter are shown in In Table 7 and Table 9.

SINC3 FILTER

The sinc3 filter achieves the best single-channel noise performance at lower rates and is, therefore, most suitable for single-channel applications. The sinc3 filter always has a settling time equal to

$$t_{SETTLE} = 3/Output Data Rate$$

Figure 46 shows the frequency domain filter response for the sinc3 filter. The sinc3 filter has good roll-off over frequency and has wide notches for good notch frequency rejection.




Figure 46. Sinc3 Filter Response

The output data rates with the accompanying settling time and rms noise for the sinc3 filter are shown in Table 8 and Table 10. It is possible to fine tune the output data rate for the sinc3 filter by setting the SINC3_MAPx bit in the filter configuration registers. If this bit is set, the mapping of the filter register changes to directly program the decimation rate of the sinc3 filter. All other options are eliminated. The data rate when on a single channel can be calculated using the following equation:

Output Data Rate =
$$f_{MOD}/(32 \times FILTCONx[14:0])$$

where:

 f_{MOD} is the modulator rate (MCLK/2) and is equal to 2 MHz. FILTCONx[14:0] are the contents on the filter configuration registers, excluding the MSB.

For example, an output data rate of 50 SPS can be achieved with SINC3_MAPx enabled by setting the FILTCONx[14:0] bits to a value of 1,250.

SINGLE CYCLE SETTLING

The AD4116 can be configured by setting the SING_CYC bit in the ADC mode register so that only fully settled data is output, thus effectively putting the ADC into a single cycle settling mode. This mode achieves single cycle settling by reducing the output data rate to be equal to the settling time of the ADC for the selected output data rate. This bit has no effect with the sinc5 + sinc1 filter at output data rates of 5.195 kSPS and less or when multiple channels are enabled.

Figure 47 shows a step on the analog input with single cycle settling mode disabled and the sinc3 filter selected. The analog input requires at least three cycles after the step change for the output to reach the final settled value.




Figure 47. Step Input Without Single Cycle Settling

Figure 48 shows the same step on the analog input but with single cycle settling enabled. The analog input requires at least a single cycle for the output to be fully settled. The output data rate, as indicated by the $\overline{\text{RDY}}$ signal, is now reduced to equal the settling time of the filter at the selected output data rate.




Figure 48. Step Input with Single Cycle Settling

ENHANCED 50 Hz AND 60 Hz REJECTION FILTERS

The enhanced filters provide rejection of 50 Hz and 60 Hz simultaneously and allow the user to trade off settling time and rejection. These filters can operate at up to 27.27 SPS or can reject up to 90 dB of 50 Hz \pm 1 Hz and 60 Hz \pm 1 Hz interference. These filters are operated by post filtering the output of the sinc5 + sinc1 filter. For this reason, the sinc5 + sinc1 filter must be selected when using the enhanced filters to achieve the specified settling time and noise performance.

Table 22. Enhanced Filter Output Data Rate, Settling Time, Rejection, and Voltage Input Noise

Output Data Rate (SPS)	Settling Time (ms)	Simultaneous Rejection of 50 Hz ± 1 Hz and 60 Hz ± 1 Hz (dB) ¹	Noise (μV rms)	Peak-to-Peak Resolution (Bits)	Comments
27.27	36.67	47	13.24	17.72	See Figure 49 and Figure 52
25	40	62	12.81	17.87	See Figure 50 and Figure 53
20	50	85	12.48	17.86	See Figure 51 and Figure 54
16.667	60	90	11.99	17.91	See Figure 55 and Figure 56

¹ Master clock = 4.00 MHz.

Table 23. Enhanced Filter Output Data Rate, Settling Time, Rejection, and Low Level Input Noise

Output Data	Settling	Simultaneous Rejection of	Noise	Peak-to-Peak	
Rate (SPS)	Time (ms)	50 Hz ± 1 Hz and 60 Hz ± 1 Hz (dB) ¹	(μV rms)	Resolution (Bits)	Comments
27.27	36.67	47	0.34	21.19	See Figure 49 and Figure 52
25	40	62	0.34	21.19	See Figure 50 and Figure 53
20	50	85	0.3	21.42	See Figure 51 and Figure 54
16.667	60	90	0.3	21.42	See Figure 55 and Figure 56

¹ Master clock = 4.00 MHz.




Figure 49. 27.27 SPS ODR, 36.67 ms Settling Time




Figure 50. 25 SPS ODR, 40 ms Settling Time




Figure 51. 20 SPS ODR, 50 ms Settling Time




Figure 52. 27.27 SPS ODR, 36.67 ms Settling Time (40 Hz to 70 Hz)




Figure 53. 25 SPS ODR, 40 ms Settling Time (40 Hz to 70 Hz)




Figure 54. 20 SPS ODR, 50 ms Settling Time (40 Hz to 70 Hz)




Figure 55. 16.667 SPS ODR, 60 ms Settling Time




Figure 56. 16.667 SPS ODR, 60 ms Settling Time (40 Hz to 70 Hz)

OPERATING MODES

The AD4116 has a number of operating modes that can be set from the ADC mode register and interface mode register. These modes are as follows:

- Continuous conversion mode.
- Continuous read mode
- Single conversion mode
- Standby mode
- Power-down mode
- Calibration modes (four)


CONTINUOUS CONVERSION MODE

Continuous conversion mode is the default power-up mode. The AD4116 converts continuously, and the \overline{RDY} bit in the status register goes low each time a conversion is complete. If \overline{CS} is low, the \overline{RDY} output also goes low when a conversion is complete. To read a conversion, write to the communications register to indicate that the next operation is a read of the data register. When the data-word has been read from the data register,

the DOUT/RDY pin goes high. The user can read this register additional times, if required. However, ensure that the data register is not being accessed at the completion of the next conversion. Otherwise, the new conversion word is lost.

When several channels are enabled, the ADC automatically sequences through the enabled channels, performing one conversion on each channel. When all the channels are converted, the sequence starts again with the first channel. The channels are converted in order from the lowest enabled channel to the highest enabled channel. The data register is updated as soon as each conversion is available. The \overline{RDY} output pulses low each time a conversion is available. The user can then read the conversion while the ADC converts the next enabled channel.

If the DATA_STAT bit in the interface mode register is set to 1, the contents of the status register, along with the conversion data, are output each time the data register is read. The four LSBs of the status register indicates the channel to which the conversion corresponds.



Rev. 0 | Page 36 of 59

CONTINUOUS READ MODE

In continuous read mode, it is not required to write to the communications register before reading \overline{ADC} data. Apply only the required number of SCLKs after the \overline{RDY} output goes low to indicate the end of a conversion. When the conversion is read, the \overline{RDY} output returns high until the next conversion is available. In this mode, the data can be read only once. Ensure that the data-word is read before the next conversion is complete. If the user has not read the conversion before the completion of the next conversion or if insufficient serial clocks are applied to the AD4116 to read the data-word, the serial output register is reset shortly before the next conversion is complete, and the new conversion is placed in the output serial register. The ADC must be configured for continuous conversion mode to use continuous read mode. To enable continuous read mode, set

the CONTREAD bit in the interface mode register. When this bit is set, the only serial interface operations possible are reads from the data register. To exit continuous read mode, issue a dummy read of the ADC data register command (0x44) while the $\overline{\text{RDY}}$ output is low. Alternatively, apply a software reset (that is, 64 SCLKs with $\overline{\text{CS}} = 0$ and DIN = 1) to reset the ADC and all register contents. The dummy read and the software reset are the only commands that the interface recognizes after it is placed in continuous read mode. Hold DIN low in continuous read mode until an instruction is to be written to the device.

If multiple ADC channels are enabled, each channel is output in turn, with the status bits being appended to the data if the DATA_STAT bit is set in the interface mode register. The four LSBs of the status register indicates the channel to which the conversion corresponds.




Figure 58. Continuous Read Mode

SINGLE CONVERSION MODE

In single conversion mode, the AD4116 performs a single conversion and is placed in standby mode after the conversion is complete. The \overline{RDY} output goes low to indicate the completion of a conversion. When the data-word has been read from the data register, the \overline{RDY} output goes high. The data register can be read several times, if required, even when the \overline{RDY} output goes high.

If several channels are enabled, the ADC automatically sequences through the enabled channels and performs a conversion on each channel. When the first conversion is started, the \overline{RDY} output goes high and remains high until a valid conversion is available and \overline{CS} is low. When the conversion is available, the

RDY output goes low. The ADC then selects the next channel and begins a conversion. The user can read the present conversion while the next conversion is being performed. When the next conversion is complete, the data register is updated; therefore, the user has a limited period in which to read the conversion. When the ADC has performed a single conversion on each of the selected channels, it returns to standby mode.

If the DATA_STAT bit in the interface mode register is set to 1, the contents of the status register, along with the conversion, are output each time the data register is read. The four LSBs of the status register indicate the channel to which the conversion corresponds.




Figure 59. Single Conversion Mode

STANDBY AND POWER-DOWN MODES

In standby mode, most blocks are powered down. The LDO regulators remain active so that the registers maintain their contents. The crystal oscillator remains active if selected. To power down the clock in standby mode, set the CLOCKSEL bits in the ADC mode register to 00 (internal oscillator mode).

In power-down mode, all blocks are powered down, including the LDO regulators. All registers lose their contents, and the GPIO outputs are placed in three-state. To prevent accidental entry to power-down mode, the ADC must first be placed in standby mode. Exiting power-down mode requires 64 SCLKs with $\overline{\text{CS}} = 0$ and DIN = 1, that is, a serial interface reset. A delay of 500 μ s is recommended before issuing a subsequent serial interface command to allow the LDO regulator to power up.

CALIBRATION

The AD4116 allows a 2-point calibration to be performed to eliminate any offset and gain errors. The following four calibration modes are used to eliminate these offset and gain errors on a per setup basis:

- Internal zero-scale calibration mode
- Internal full-scale calibration mode
- System zero-scale calibration mode
- System full-scale calibration mode

Only one channel can be active during calibration. After each conversion, the ADC conversion result is scaled using the ADC calibration registers before being written to the data register.

The default value of the offset register is 0x800000, and the default value of the gain register is 0x5XXXX0. The following equations show the calculations that are used. In unipolar mode, the ideal relationship (that is, not taking into account the ADC gain error and offset error) is as follows:

For the voltage inputs,

```
Data = ((0.075 \times V_{IN}/V_{REF}) \times 2^{23} - (Offset - 0x800000)) \times (Gain/0x400000) \times 2
```

For the low level inputs,

```
Data = ((0.75 \times V_{ADCIN}/V_{REF}) \times 2^{23} - (Offset - 0x800000)) \times (Gain/0x400000) \times 2
```

In bipolar mode, the ideal relationship (that is, not taking into account the ADC gain error and offset error) is as follows:

For the voltage inputs,

```
Data = ((0.075 \times V_{IN}/V_{REF}) \times 2^{23} - (Offset - 0x800000)) \times (Gain/0x400000) + 0x800000
```

For the low level inputs,

```
Data = ((0.75 \times V_{ADCIN}/V_{REF}) \times 2^{23} - (Offset - 0x800000)) \times (Gain/0x400000) + 0x800000
```

To start a calibration, write the relevant value to the mode bits in the ADC mode register. The DOUT/ \overline{RDY} pin and the \overline{RDY} bit in the status register go high when the calibration initiates. When the calibration is complete, the contents of the corresponding offset or gain register are updated, the \overline{RDY} bit in the status register is reset, the \overline{RDY} output pin returns low (if \overline{CS} is low), and the AD4116 reverts to standby mode.

During an internal offset calibration, both modulator inputs are connected internally to the selected negative analog input pin. Therefore, it is necessary to ensure that the voltage on the selected negative analog input pin does not exceed the allowed limits and is free from excessive noise and interference. A full-scale, low level, input voltage automatically connects to the ADC input to perform an internal full-scale calibration.

However, for system calibrations, the system zero-scale (offset) and system full-scale (gain) voltages must be applied to the input pins before initiating the calibration modes. As a result, errors external to the AD4116 are removed.

The calibration range of the ADC gain for a system full-scale calibration on a voltage input is from $3.75 \times V_{REF}$ to $10.5 \times V_{REF}$. However, if $10.5 \times V_{REF}$ is greater than the absolute input voltage specification for the applied AVDD, use the specification as the upper limit instead of $10.5 \times V_{REF}$ (see the Specifications section).

The calibration range of the ADC gain for a system full-scale calibration on a low level input is from $0.4 \times V_{REF}$ to $1.05 \times V_{REF}$.

An internal zero-scale calibration only removes the offset error of the ADC core. It does not remove error from the resistive front end. A system zero-scale calibration reduces the offset error to the order of the noise on that channel.

From an operational point of view, treat a calibration like another ADC conversion. An offset calibration, if required, must always be performed before a full-scale calibration. Set the system software to monitor the \overline{RDY} bit in the status register or the \overline{RDY} output to determine the end of a calibration via a polling sequence or an interrupt driven routine. All calibrations require a time equal to the settling time of the selected filter and output data rate to be completed.

Any calibration can be performed at any output data rate. Using lower output data rates results in better calibration accuracy and is accurate for all output data rates. A new offset calibration is required for a given channel if the reference source for that channel is changed.

The AD4116 provides the user with access to the on-chip calibration registers, allowing the microprocessor to read the calibration coefficients of the device and to write its own calibration coefficients. A read or write of the offset and gain registers can be performed at any time except during an internal or self calibration.

DIGITAL INTERFACE

The programmable functions of the AD4116 are accessible via the SPI. The SPI of the AD4116 consists of four signals: $\overline{\text{CS}}$, DIN, SCLK, and DOUT/ $\overline{\text{RDY}}$. The DIN line transfers data into the on-chip registers. The DOUT output accesses data from the on-chip registers. SCLK is the serial clock input for the device. All data transfers (either on DIN or on DOUT) occur with respect to the SCLK signal.

The DOUT/ \overline{RDY} pin also functions as a data ready signal, with the line going low if \overline{CS} is low when a new data-word is available in the data register. The DOUT/ \overline{RDY} pin is reset high when a read operation from the data register is complete. The \overline{RDY} output also goes high before updating the data register to indicate when not to read from the device to ensure that a data read is not attempted while the register is being updated. Take care to avoid reading from the data register when \overline{RDY} is about to go low. The best \overline{method} to ensure that no data read occurs is to always monitor the \overline{RDY} output. Start reading the data register as soon as \overline{RDY} goes low, and ensure a sufficient SCLK rate, such that the read is completed before the next conversion result. \overline{CS} is used to select a device. \overline{CS} can be used to decode the AD4116 in systems where several components are connected to the serial bus.

Figure 2 and Figure 3 show timing diagrams for interfacing to the AD4116 using \overline{CS} to decode the device. Figure 2 shows the timing for a read operation from the AD4116, and Figure 3 shows the timing for a write operation to the AD4116. It is possible to read from the data register several times, even though the \overline{RDY} output returns high after the first read operation. However, take care to ensure that the read operations are completed before the next output update occurs. In continuous read mode, the data register can be read only once.

The serial interface can operate in 3-wire mode by tying \overline{CS} low. In this case, the SCLK, DIN, and DOUT/ \overline{RDY} lines are used to communicate with the AD4116. The end of the conversion can also be monitored using the \overline{RDY} bit in the status register.

The SPI can be reset by writing 64 SCLKs with $\overline{\text{CS}} = 0$ and DIN = 1. A reset returns the SPI to the state in which it expects a write to the communications register. This operation resets the contents of all registers to their power-on values. Following a reset, allow a period of 500 μ s before addressing the SPI.

CHECKSUM PROTECTION

The AD4116 has a checksum mode that can improve interface robustness. Using the checksum mode ensures that only valid data is written to a register and allows data read from a register to be validated. If an error occurs during a register write, the CRC_ERROR bit is set in the status register. However, to ensure that the register write is completed. It is important to read back the register and verify the checksum.

For CRC checksum calculations during a write operation, the following polynomial is always used:

$$x^8 + x^2 + x + 1$$

During read operations, the user can select between this polynomial and a similar exclusive OR (XOR) function. The XOR function requires less time to process on the host microcontroller than the polynomial-based checksum. The CRC_EN bits in the interface mode register enable and disable the checksum and allow the user to select between the polynomial check and the simple XOR check.

The checksum is appended to the end of each read and write transaction. The checksum calculation for the write transaction is calculated using the 8-bit command word and the 8-bit to 24-bit data. For a read transaction, the checksum is calculated using the command word and the 8-bit to 32-bit data output. Figure 60 and Figure 61 show SPI write and read transactions, respectively.




Figure 60. SPI Write Transaction with CRC




Figure 61. SPI Read Transaction with CRC

If checksum protection is enabled when continuous read mode is active, there is an implied read data command of 0x44 before every data transmission that must be accounted for when calculating the checksum value. The checksum protection ensures a nonzero checksum value even if the ADC data equals 0x0000000.

CRC CALCULATION

Polynomial

The checksum, which is eight bits wide, is generated using the following polynomial:

$$x^8 + x^2 + x + 1$$

To generate the checksum, the data is left shifted by eight bits to create a number ending in eight Logic 0s. The polynomial is aligned so that its MSB is adjacent to the leftmost Logic 1 of the data. An exclusive OR (XOR) function is applied to the data to produce a new, shorter number. The polynomial is again aligned

so that its MSB is adjacent to the leftmost Logic 1 of the new result, and the procedure is repeated. This process is repeated until the original data is reduced to a value less than the polynomial. This value is the 8-bit checksum.

Example of a Polynomial CRC Calculation—24-Bit Word: 0x654321 (Eight Command Bits and 16-Bit Data)

An example of generating the 8-bit checksum using the polynomial based checksum follows:

```
011001010100001100100001
Initial value
                    01100101010000110010000100000000
                                                              left shifted eight bits
x^8 + x^2 + x + 1 =
                      100000111
                                                              polynomial
   100100100000110010000100000000
                                                              XOR result
   100000111
                                                              polynomial
       100011000110010000100000000
                                                              XOR result
       100000111
                                                              polynomial
          11111110010000100000000
                                                              XOR result
                                                              polynomial value
          100000111
              1111101110000100000000
                                                              XOR result
              100000111
                                                              polynomial value
                 11110000000100000000
                                                              XOR result
                 100000111
                                                              polynomial value
                    11100111000100000000
                                                              XOR result
                    100000111
                                                              polynomial value
                        1100100100100000000
                                                              XOR result
                        100000111
                                                              polynomial value
                           100101010100000000
                                                              XOR result
                            100000111
                                                              polynomial value
                               101101100000000
                                                              XOR result
                               100000111
                                                              polynomial value
                                  1101011000000
                                                              XOR result
                                  100000111
                                                              polynomial value
                                      101010110000
                                                              XOR result
                                      100000111
                                                              polynomial value
                                                              XOR result
                                         1010001000
                                         100000111
                                                              polynomial value
                                             10000110
                                                              checksum = 0x86.
```

XOR Calculation

The checksum, which is eight bits wide, is generated by splitting the data into bytes and then performing an XOR of the bytes.

Example of an XOR Calculation—24-Bit Word: 0x654321 (Eight Command Bits and 16-Bit Data)

Using the previous polynomial example, divide the checksum into three bytes (0x65, 0x43, and 0x21) which results in the following XOR calculation:

01100101	0x65
01000011	0x43
00100110	XOR result
00100001	0x21
00000111	CRC

INTEGRATED FUNCTIONS

The AD4116 has a number of integrated functions.

GENERAL-PURPOSE I/O

The AD4116 has two general-purpose digital input and output pins (GPIO0 and GPIO1) and two general-purpose digital output pins (GPO2 and GPO3). As the naming convention suggests, the GPIO0 and GPIO1 pins can be configured as inputs or outputs, but the GPO2 and GPO3 pins are outputs only. The GPIOx and GPOx pins are enabled using the following bits in the GPIOCON register: IP_EN0 and IP_EN1 (or OP_EN0 and OP_EN1) for GPIO0 and GPIO1 and OP_EN2_3 for GPO2 and GPO3.

When the GPIO0 or GPIO1 pin is enabled as an input, the logic level at the pin is contained in the GP_DATA0 or GP_DATA1 bit, respectively. When the GPIO0, GPIO1, GPO2, or GPO3 pin is enabled as an output, the GP_DATA0, GP_DATA1, GP_DATA2, or GP_DATA3 bit, respectively, determines the logic level output at the pin. The logic levels for these pins are referenced to AVDD and AVSS; therefore, outputs have an amplitude of either 5 V or depending on the AVDD – AVSS voltage.

The ERROR pin can also be used as a general-purpose output if the ERR_EN bits in the GPIOCON register are set to 11. In this configuration, the ERR_DAT bit in the GPIOCON register determines the logic level output at the ERROR pin. The logic level for the pin is referenced to IOVDD and DGND, and the ERROR pin has an active pull-up.

EXTERNAL MULTIPLEXER CONTROL

If an external multiplexer is used to increase the channel count, the multiplexer logic pins can be controlled using the AD4116 GPIOx and GPOx pins. When the MUX_IO bit is set in the GPIOCON register (Address 0x06, Bit 12), the timing of the GPIOx pins is controlled by the ADC; therefore, the channel change is synchronized with the ADC, eliminating any need for external synchronization.

DELAY

It is possible to insert a programmable delay before the AD4116 begins to take samples. This delay allows an external amplifier or multiplexer to settle and can also alleviate the specification requirements for the external amplifier or multiplexer. Eight programmable settings, ranging from 0 μs to 4 ms, can be set using the delay bits in the ADC mode register (Register 0x01, Bits[10:8]).

16-BIT/24-BIT CONVERSION

By default, the AD4116 generates 24-bit conversions. However, the width of the conversions can be reduced to 16 bits. Setting Bit WL16 in the interface mode register to 1 rounds all data conversions to 16 bits. Clearing this bit sets the width of the data conversions to 24 bits.

DOUT RESET

The SPI uses a shared DOUT/ \overline{RDY} pin. By default, this pin outputs the \overline{RDY} signal. During a data read, this pin outputs the data from the register being read. After the read is complete, the pin reverts to outputting the \overline{RDY} signal after a short, fixed period of time (t_7). However, this time may be too short for some microcontrollers and can be extended until the \overline{CS} pin is brought high by setting the DOUT_RESET bit in the interface mode register to 1. This setting means that \overline{CS} must frame each read operation and complete the SPI transaction.

SYNCHRONIZATION

Normal Synchronization

When the SYNC_EN bit in the GPIOCON register is set to 1, the $\overline{\text{SYNC}}$ pin functions as a synchronization pin. The $\overline{\text{SYNC}}$ input allows the user to reset the modulator and the digital filter without affecting any of the setup conditions on the device. This reset allows the user to start gathering samples of the analog input from a known point in time, that is, the rising edge of $\overline{\text{SYNC}}$. This pin must be low for at least one master clock cycle to ensure that synchronization occurs. If multiple channels are enabled, the sequencer is reset to the first enabled channel.

If multiple AD4116 devices are operated from a common master clock, they can be synchronized so that their data registers are updated simultaneously. Synchronization is normally done after each AD4116 has performed its own calibration or has calibration coefficients loaded into its calibration registers. A falling edge on the \$\overline{SYNC}\$ pin resets the digital filter and the analog modulator and places the AD4116 into a consistent known state. While the \$\overline{SYNC}\$ pin is low, the AD4116 is maintained in this state. On the \$\overline{SYNC}\$ rising edge, the modulator and filter are taken out of this reset state, and on the next master clock edge, the device starts to gather input samples again.

The device is taken out of reset on the master clock falling edge following the \overline{SYNC} low-to-high transition. Therefore, when multiple devices are being synchronized, take the \overline{SYNC} pin high on the master clock rising edge to ensure that all devices begin sampling on the master clock falling edge. If the \overline{SYNC} pin is not taken high in sufficient time, it is possible to have a difference of one master clock cycle between the devices, that is, the instant at which conversions are available differs from device to device by a maximum of one master clock cycle.

The SYNC input can also be used as a start conversion command for a single channel when in normal synchronization mode. In this mode, the rising edge of the SYNC input starts a conversion, and the falling edge of the RDY output indicates when the conversion is complete. The settling time of the filter is required for each data register update. After the conversion is complete, bring the SYNC input low in preparation for the next conversion start signal.

Alternate Synchronization

In alternate synchronization mode, the \overline{SYNC} input operates as a start conversion command when several channels of the AD4116 are enabled. Setting the ALT_SYNC bit in the interface mode register to 1 enables an alternate synchronization scheme. When the \overline{SYNC} input is taken low, the ADC completes the conversion on the enabled channel, selects the next channel in the sequence, and then waits until the \overline{SYNC} input is taken high to start the conversion. The \overline{RDY} output goes low when the conversion is complete on the current channel, and the data register is updated with the corresponding conversion. Therefore, the \overline{SYNC} input does not interfere with the sampling on the currently selected channel but allows the user to control the instant at which the conversion begins on the next channel in the sequence.

Alternate synchronization mode can be used only when several channels are enabled. It is not recommended to use this mode when a single channel is enabled.

ERROR FLAGS

The status register contains three error bits (ADC_ERROR, CRC_ERROR, and REG_ERROR) that flag errors with the ADC conversion, errors with the CRC check, and errors caused by changes in the registers, respectively. In addition, the ERROR output can indicate that an error has occurred.

ADC_ERROR

The ADC_ERROR bit in the status register flags any errors that occur during the conversion process. The flag is set when an overrange or underrange result is output from the ADC. The ADC also outputs all 0s or all 1s when an undervoltage or overvoltage occurs. This flag is reset only when the overvoltage or undervoltage is removed. This flag is not reset by a read of the data register.

CRC_ERROR

If the CRC value that accompanies a write operation does not correspond with the information sent, the CRC_ERROR flag is set. The flag is reset as soon as the status register is explicitly read.

REG_ERROR

The REG_ERROR flag is used in conjunction with the REG_CHECK bit in the interface mode register. When the REG_CHECK bit is set, the AD4116 monitors the values in the on-chip registers. If a bit changes, the REG_ERROR bit is set to 1. Therefore, for writes to the on-chip registers, set the REG_CHECK bit to 0. When the registers are updated, the REG_CHECK bit can be set to 1. The AD4116 calculates a checksum of the on-chip registers. If one of the register values has changed, the REG_ERROR bit is set to 1. If an error is flagged, the REG_CHECK bit must be set to 0 to clear the REG_ERROR bit in the status register. The register check function does not monitor the data register, status register, or interface mode register.

ERROR Input/Output

The ERROR pin functions as an error input and output pin or as a general-purpose output pin. The ERR_EN bits in the GPIOCON register determine the function of the pin.

When the ERR_EN bits are set to 10, the ERROR pin functions as an open-drain error output. The three error bits in the status register (ADC_ERROR, CRC_ERROR, and REG_ERROR) are OR'ed, inverted, and mapped to the ERROR output. Therefore, the ERROR output indicates that an error has occurred. The status register must be read to identify the error source.

When the ERR_EN bits are set to 01, The ERROR pin functions as an error input. The error output of another component can be connected to the AD4116 ERROR input so that the AD4116 indicates when an error occurs on either itself or the external component. The value on the ERROR input is inverted and OR'ed with the errors from the ADC conversion, and the result is indicated via the ADC_ERROR bit in the status register. The value of the ERROR input is reflected in the ERR_DAT bit in the GPIOCON register.

The ERROR input and output is disabled when the ERR_EN bits are set to 00. When the ERR_EN bits are set to 11, the ERROR pin operates as a general-purpose output where the ERR_DAT bit is used to determine the logic level of the pin.

DATA STAT

The contents of the status register can be appended to each conversion on the AD4116 using the DATA_STAT bit in the IFMODE register. This function is useful if several channels are enabled. Each time a conversion is output, the contents of the status register are appended. The four LSBs of the status register indicate to which channel the conversion corresponds. In addition, the user can determine if any errors are being flagged by the error bits.

IOSTRENGTH

The SPI can operate with a power supply <u>as low</u> as 2 V. However, at this low voltage, the DOUT/ \overline{RDY} pin may not have sufficient drive strength if there is moderate parasitic capacitance on the board or if the SCLK frequency is high. The IOSTRENGTH bit in the interface mode register increases the drive strength of the DOUT/ \overline{RDY} pin.

INTERNAL TEMPERATURE SENSOR

The AD4116 has an integrated temperature sensor. The temperature sensor can be used as a guide for the ambient temperature at which the device is operating. The ambient temperature can be used for diagnostic purposes or as an indicator of when the application circuit must rerun a calibration routine to take into account a shift in operating temperature. The temperature sensor is selected using the multiplexer and is selected in the same way as an input channel.

The temperature sensor requires that the input buffers be enabled on both inputs and the internal reference be enabled.

To use the temperature sensor, the first step is to calibrate the device in a known temperature (25°C) and take a conversion as a reference point. The temperature sensor has a nominal sensitivity of 477 $\mu V/K$. The difference in this ideal slope and the slope measured can calibrate the temperature sensor. The temperature sensor is specified with a $\pm 2^{\circ} C$ typical accuracy after calibration at 25°C. To calculate the temperature, use the following equation:

Temperature (°C) = (Conversion Result \div 477 μV) – 273.15

APPLICATIONS INFORMATION GROUNDING AND LAYOUT

The inputs and reference inputs are differential and, therefore, most of the voltages in the analog modulator are common-mode voltages. The high common-mode rejection of the device removes common-mode noise on these inputs. The analog and digital supplies to the AD4116 are independent and separately pinned out to minimize coupling between the analog and digital sections of the device. The digital filter provides rejection of broadband noise on the power supplies, except at integer multiples of the master clock frequency.

The digital filter also removes noise from the analog inputs and reference inputs, provided that these noise sources do not saturate the analog modulator. As a result, the AD4116 is more immune to noise interference than a conventional high resolution converter. However, because the resolution of the AD4116 is high and the noise levels from the converter are so low, take care with regard to grounding and layout.

The PCB that houses the ADC must be designed so that the analog and digital sections are separated and confined to certain areas of the board. A minimum etch technique is generally best for ground planes because it results in the best shielding.

In any layout, the user must keep in mind the flow of currents in the system, ensuring that the paths for all return currents are as close as possible to the paths the currents took to reach their destinations.

Avoid running digital lines under the device because this couples noise onto the die and allows the analog ground plane

to run under the AD4116 to prevent noise coupling. The power supply lines to the AD4116 must use as wide a trace as possible to provide low impedance paths and reduce glitches on the power supply line. Shield fast switching signals like clocks with digital ground to prevent radiating noise to other sections of the board and never run clock signals near the inputs. Avoid crossover of digital and analog signals. Run traces on opposite sides of the board at right angles to each other. This layout reduces the effects of feedthrough on the board. A microstrip technique is by far the best but is not always possible with a double-sided board. In this technique, the component side of the board is dedicated to ground planes, whereas signals are placed on the solder side.

Proper decoupling is important when using high resolution ADCs. The AD4116 has two power supply pins: AVDD and IOVDD. The AVDD pin is referenced to AVSS, and the IOVDD pin is referenced to DGND. Decouple AVDD with a 10 μF tantalum capacitor in parallel with a 0.1 μF capacitor to AVSS on each pin. Place the 0.1 μF capacitor as near as possible to the device on each supply, ideally right up against the device. Decouple IOVDD with a 10 μF tantalum capacitor, in parallel with a 0.1 μF capacitor to DGND. Decouple all inputs to AVSS. If an external reference is used, decouple the REF+ and REF– pins to AVSS.

The AD4116 also has two on-board LDO regulator outputs: one that regulates the AVDD supply, and one that regulates the IOVDD supply. For the REGCAPA pin, it is recommended that 1 μF and 0.1 μF capacitors to AVSS be used. Similarly, for the REGCAPD pin, it is recommended that 1 μF and 0.1 μF capacitors to DGND be used.

REGISTER SUMMARY

Table 24. Register Summary

Register	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit	3	Bit 2	Bit 1	Bit 0	Reset ¹	R/W
0x00	COMMS	[7:0]	WEN	R/W				RA		1	l .	0x00	W
0x00	Status	[7:0]	RDY	ADC_ERROR	CRC_ERROR	REG_ERRO	R		С	hannel		0x80	R
0x01		[15:8]	REF_EN	Reserved	SING_CYC		Reser	ved		Delay		0x2000	R/W
0,101	7.5 6652	[7:0]	Reserved	Mode	J 10_0.0			CLOCKSEL		Reserved			1,4,11
0x02	IFMODE	[15:8]	110501100	Reserved		ALT_SYNC		IOSTRENGTH	Re	served	DOUT_	0x0000	R/W
											RESET		
		[7:0]	CONTREAD	DATA_STAT	REG_CHECK	Reserved		CRC_	_EN	Reserved	WL16		
0x03	REGCHECK	[23:16]				REGISTER	_CH	ECK[23:16]				0x000000) R
		[15:8]				REGISTE	R_CH	IECK[15:8]					
		[7:0]				REGISTE	R_CI	HECK[7:0]					
0x04	Data	[23:0]				Da	ta[23	3:16]				0x000000	J R
		[15:8]				Da	ata[1	5:8]					
		[7:0]					ata[7						
0x06	GPIOCON	[15:8]	Res	erved	OP_EN2_3	MUX_IO		SYNC_EN	E	RR_EN	ERR_DAT	0x0800	R/W
		[7:0]	GP_DATA3	GP_DATA2	IP_EN1	IP_EN0		OP_EN1	OP_EN0	GP_DATA1	GP_DATA0		
0x07	ID	[15:8]				I.	D[15	:8]				0x34DX	R
		[7:0]					ID[7:	0]					
0x10	CH0	[15:8]	CH_EN0		SETUP_SELO)		Reser	ved	INPU	T0[9:8]	0x8001	R/W
		[7:0]					PUT0	[7:0]					
0x11	CH1	[15:8]	CH_EN1		SETUP_SEL ²	1		Reser	ved INPUT1[9:8]			0x0001	R/W
		[7:0]					PUT1	[7:0]					
0x12	CH2	[15:8]	CH_EN2		SETUP_SEL2			Reser	ved	INPU	T2[9:8]	0x0001	R/W
		[7:0]					PUT2	[7:0]	1				
0x13	CH3	[15:8]	CH_EN3		SETUP_SEL3			Reser	rved INPUT3[9:8]			0x0001	R/W
		[7:0]					PUT3	[7:0]					
0x14	CH4	[15:8]	CH_EN4		SETUP_SEL4			Rese	rved	INPU	T4[9:8]	0x0001	R/W
		[7:0]		1			PUT4			_			
0x15	CH5	[15:8]	CH_EN5		SETUP_SEL			Rese	rved	INPU	T5[9:8]	0x0001	R/W
		[7:0]		1			PUT5			_			
0x16	CH6	[15:8]	CH_EN6		SETUP_SEL			Rese	rved	INPU	T6[9:8]	0x0001	R/W
		[7:0]					PUT6						
0x17	CH7	[15:8]	CH_EN7		SETUP_SEL:			Rese	rved	INPU	T7[9:8]	0x0001	R/W
		[7:0]					PUT7						4
0x18	CH8	[15:8]	CH_EN8		SETUP_SEL			Rese	rved	INPU	T8[9:8]	0x0001	R/W
		[7:0]					PUT8					1	
0x19	CH9	[15:8]	CH_EN9		SETUP_SEL			Rese	rved	INPU	T9[9:8]	0x0001	R/W
	CLIA	[7:0]	CIL ENIA	T	CETUD CEL		PUT9				T4 0 0 0 0 1		
0x1A	CH10		CH_EN10		SETUP_SEL1			Rese	rved	INPU	Γ10[9:8]	0x0001	R/W
		[7:0]					out10	[7:0]					
0x1B	CH11	[15:8]	CH_EN11		SETUP_SEL1			Rese	rved	INPU	T11[9:8]	0x0001	R/W
		[7:0]		T			UT1	1[7:0]				+	
0x1C	CH12	[15:8]	CH_EN12		SETUP_SEL1			Rese	rved	INPU	T12[9:8]	0x0001	R/W
		[7:0]	- -				UT12	2[7:0]					
0x1D	CH13	[15:8]	CH_EN13		SETUP_SEL1			Rese	rved	INPU	T13[9:8]	0x0001	R/W
		[7:0]		T			UT1.	3[7:0]				+	
0x1E	CH14	[15:8]	CH_EN14		SETUP_SEL1			Rese	rved	INPU	T14[9:8]	0x0001	R/W
	C114.7	[7:0]	CIL ELVI-	-	OFT.15 .55:		uT14'	4[7:0]			F4 F10 0"		
0x1F	CH15	[15:8]	CH_EN15		SETUP_SEL1			Rese	rved	INPU	T15[9:8]	0x0001	R/W
	I	[7:0]				INP	UT1!	5[7:0]					

Register	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit	3	Bit 2	Bit 1	Bit 0	Reset ¹	R/W
0x20	SETUPCON0	[15:8]		Reserved		BI_UNIPO	LAR0	REFBUF0+	REFBUF0-	INBUF	0	0x1000	R/W
		[7:0]	Rese	erved	REF	_SEL0		Reserved					
0x21	SETUPCON1	[15:8]		Reserved	1	BI_UNIPO	LAR1	REFBUF1+	REFBUF1-	INBUF	1	0x1000	R/W
		[7:0]	Rese	erved	REF	_SEL1			Re	served			
0x22	SETUPCON2	[15:8]		Reserved	•	BI_UNIPO	LAR2	REFBUF2+	REFBUF2-	INBUF	2	0x1000	R/W
		[7:0]	Rese	erved	REF	SEL2			Re	served			
0x23	SETUPCON3	[15:8]		Reserved		BI_UNIPO	LAR3	REFBUF3+	REFBUF3-	INBUF	3	0x1000	R/W
		[7:0]	Rese	erved	REF	_SEL3			Re	served			
0x24	SETUPCON4	[15:8]		Reserved	•	BI_UNIPO	LAR4	REFBUF4+	REFBUF4-	INBUF	4	0x1000	R/W
		[7:0]	Rese	erved	REF	_SEL4			Res	erved			
0x25	SETUPCON5	[15:8]		Reserved		BI_UNIPO	LAR5	REFBUF5+	REFBUF5-	INBUF	5	0x1000	R/W
		[7:0]	Rese	erved	REF	_SEL5			Res	served			
0x26	SETUPCON6	[15:8]		Reserved		BI_UNIPO	LAR6	REFBUF6+	REFBUF6-	INBUF	6	0x1000	R/W
		[7:0]	Rese	erved	REF	_SEL6			Re	served			
0x27	SETUPCON7	[15:8]		Reserved		BI_UNIPO	LAR7	REFBUF7+	REFBUF7-	INBUF	7	0x1000	R/W
		[7:0]	Rese	erved	REF	SEL7			Re	served			
0x28	FILTCON0	[15:8]	SINC3_MAP0		Reserved			ENHFILTEN0		ENHFILT0		0x0500	R/W
		[7:0]	Reserved	ORI	DER0				ODR0				
0x29	FILTCON1	[15:8]	SINC3_MAP1		Reserved			ENHFILTEN1		ENHFILT1		0x0500	R/W
		[7:0]	Reserved	ORI	DER1				ODR1				
0x2A	FILTCON2	[15:8]	SINC3_MAP2		Reserved			ENHFILTEN2		ENHFILT2		0x0500	R/W
		[7:0]	Reserved	ORDER2					ODR2				
0x2B F	FILTCON3	[15:8]	SINC3_MAP3		Reserved			ENHFILTEN3		ENHFILT3		0x0500	R/W
		[7:0]	Reserved	ORI	DER3				ODR3				
0x2C F	FILTCON4	[15:8]	SINC3_MAP4		Reserved			ENHFILTEN4		ENHFILT4		0x0500	R/W
		[7:0]	Reserved	ORI	DER4				ODR4				
0x2D	FILTCON5	[15:8]	SINC3_MAP5		Reserved			ENHFILTEN5		ENHFILT5		0x0500	R/W
		[7:0]	Reserved	ORI	DER5				ODR5				
0x2E	FILTCON6	[15:8]	SINC3_MAP6		Reserved			ENHFILTEN6		ENHFILT6		0x0500	R/W
		[7:0]	Reserved	ORI	DER6				ODR6				
0x2F	FILTCON7	[15:8]	SINC3_MAP7		Reserved			ENHFILTEN7		ENHFILT7		0x0500	R/W
		[7:0]	Reserved	ORI	DER7				ODR7				
0x30	OFFSET0	[23:0]						[23:0]				0x800000	_
0x31	OFFSET1	[23:0]						[23:0]				0x800000	
0x32	OFFSET2	[23:0]						[23:0]				0x800000	+
0x33	OFFSET3	[23:0]						[23:0]				0x800000	+
0x34	OFFSET4	[23:0]						[23:0]				0x800000	
0x35	OFFSET5	[23:0]				OFF	SET5	[23:0]				0x800000	+
0x36	OFFSET6	[23:0]				OFF	SET6	[23:0]				0x800000	+
0x37	OFFSET7	[23:0]						[23:0]				0x800000	+
0x38	GAIN0	[23:0]				GA	NO[2	23:0]				0x5XXXXX	+
0x39	GAIN1	[23:0]		GAIN1[23:0]						0x5XXXXX			
0x3A	GAIN2	[23:0]					AIN2[2					0x5XXXXX	_
0x3B	GAIN3	[23:0]					NN3[2					0x5XXXXX	+
0x3C	GAIN4	[23:0]					\IN4[2					0x5XXXXX	+
0x3D	GAIN5	[23:0]					AIN5[2					0x5XXXXX	
0x3E	GAIN6	[23:0]					AIN6[2					0x5XXXXX	_
0x3F	GAIN7	[23:0]				GA	\IN7[2	23:0]				0x5XXXXX	R/W

¹ X means don't care.

REGISTER DETAILS

COMMUNICATIONS REGISTER

Address: 0x00, Reset: 0x00, Name: COMMS

All access to the on-chip registers must start with a write to the communications register. This write determines which register is accessed next and whether that operation is a write or a read.

Table 25. Bit Descriptions for COMMS

Bits	Bit Name	Settings	Description	Reset	Access
7	WEN		This bit must be low to begin communications with the ADC.	0x0	W
6	R/W		This bit determines if the command is a read or write operation.	0x0	W
		0	Write command.		
		1	Read command.		
[5:0]	RA		The register address bits determine the register to be read from or written to as part of the current communication.	0x00	W
		000000	Status register.		
		000001	ADC mode register.		
		000010	Interface mode register.		
		000011	Register checksum register.		
		000100	Data register.		
		000110	GPIO configuration register.		
		000111	ID register.		
		010000	Channel 0 register.		
		010001	Channel 1 register.		
		010010	Channel 2 register.		
		010011	Channel 3 register.		
		010100	Channel 4 register.		
		010101	Channel 5 register.		
		010110	Channel 6 register.		
		010111	Channel 7 register.		
		011000	Channel 8 register.		
		011001	Channel 9 register.		
		011010	Channel 10 register.		
		011010	Channel 11 register.		
		011100	Channel 12 register.		
		011101	Channel 13 register.		
		011101	Channel 14 register.		
		011111	Channel 15 register.		
		100000	Setup Configuration 1 register.		
		100001 100010	Setup Configuration 1 register.		
			Setup Configuration 2 register. Setup Configuration 3 register.		
		100011			
		100100	Setup Configuration 4 register.		
		100101 100110	Setup Configuration 5 register.		
			Setup Configuration 6 register.		
		100111	Setup Configuration 7 register.		
		101000	Filter Configuration 0 register.		
		101001	Filter Configuration 1 register.		
		101010	Filter Configuration 2 register.		
		101011	Filter Configuration 3 register.		
		101100	Filter Configuration 4 register.		
		101101	Filter Configuration 5 register.		
		101110	Filter Configuration 6 register.		
		101111	Filter Configuration 7 register.		

Bits	Bit Name	Settings	Description	Reset	Access
		110000	Offset 0 register.		
		110001	Offset 1 register.		
		110010	Offset 2 register.		
		110011	Offset 3 register.		
		110100	Offset 4 register.		
		110101	Offset 5 register.		
		110110	Offset 6 register.		
		110111	Offset 7 register.		
		111000	Gain 0 register.		
		111001	Gain 1 register.		
		111010	Gain 2 register.		
		111011	Gain 3 register.		
		111100	Gain 4 register.		
		111101	Gain 5 register.		
		111110	Gain 6 register.		
		111111	Gain 7 register.		

STATUS REGISTER

Address: 0x00, Reset: 0x80, Name: Status

The status register is an 8-bit register that contains ADC and serial interface status information. The register can optionally be appended to the data register by setting the DATA_STAT bit in the interface mode register.

Table 26. Bit Descriptions for Status

Bits	Bit Name	Settings	Description	Reset	Access
7	RDY		The status of RDY is output to the DOUT/RDY pin when CS is low and a register is not being read. This bit goes low when the ADC writes a new result to the data register. In ADC calibration modes, this bit goes low when the ADC writes the calibration result. RDY is brought high automatically by a read of the data register.	0x1	R
		0	New data result available.		
		1	Awaiting new data result.		
6	ADC_ERROR		By default, this bit indicates if an ADC overrange or underrange occurred. The ADC result is clamped to 0xFFFFFF for overrange errors and 0x000000 for underrange errors. This bit is updated when the ADC result is written and is cleared at the next update after removing the overrange or underrange condition.	0x0	R
		0	No error.		
		1	Error.		
5	CRC_ERROR		This bit indicates if a CRC error occurred during a register write. For register reads, the host microcontroller determines if a CRC error occurred. This bit is cleared by a read of this register.	0x0	R
		0	No error.		
		1	CRC error.		
4	REG_ERROR		This bit indicates if the content of one of the internal registers changes from the value calculated when the register integrity check is activated. The check is activated by setting the REG_CHECK bit in the interface mode register. This bit is cleared by clearing the REG_CHECK bit.	0x0	R
		0	No error.		
		1	Error.		

Bits	Bit Name	Settings	Description	Reset	Access
[3:0]	Channel		These bits indicate which channel was active for the ADC conversion whose result is currently in the data register, which may be different from the channel currently being converted. The mapping is a direct map from the channel register; therefore, Channel 0 results in 0x0 and Channel 15 results in 0xF.	0x0	R
		0000	Channel 0.		
		0001	Channel 1.		
		0010	Channel 2.		
		0011	Channel 3.		
		0100	Channel 4.		
		0101	Channel 5.		
		0110	Channel 6.		
		0111	Channel 7.		
		1000	Channel 8.		
		1001	Channel 9.		
		1010	Channel 10.		
		1011	Channel 11.		
		1100	Channel 12.		
		1101	Channel 13.		
		1110	Channel 14.		
		1111	Channel 15.		

ADC MODE REGISTER

Address: 0x01, Reset: 0x2000, Name: ADCMODE

The ADC mode register controls the operating mode of the ADC and the master clock selection. A write to the ADC mode register resets the filter and the $\overline{\text{RDY}}$ bits and starts a new conversion or calibration.

Table 27. Bit Descriptions for ADCMODE

Bits	Bit Name	Settings	Description	Reset	Access
15	REF_EN		This bit enables the internal reference and outputs a buffered 2.5 V to the REFOUT pin.	0x0	R/W
		0	Disabled.		
		1	Enabled.		
14	Reserved		This bit is reserved. Set this bit to 0.	0x0	R/W
13	SING_CYC		This bit can be used when only a single channel is active to set the ADC to only output at the settled filter data rate.	0x1	R/W
		0	Disabled.		
		1	Enabled.		
[12:11]	Reserved		These bits are reserved. Set these bits to 0.	0x0	R
[10:8]	Delay		These bits allow a programmable delay to be added after a channel switch to allow the settling of the external circuitry before the ADC starts processing its input.	0x0	R/W
		000	0 μs.		
		001	16 μs.		
		010	64 μs.		
		011	160 μs.		
		100	400 μs.		
		101	800 μs.		
		110	3 ms.		
		111	4 ms.		
7	Reserved		This bit is reserved. Set this bit to 0.	0x0	R

Bits	Bit Name	Settings	Description	Reset	Access
[6:4]	Mode		These bits control the operating mode of the ADC. See the Operating Modes section for more information.	0x0	R/W
		000	Continuous conversion mode.		
		001	Single conversion mode.		
		010	Standby mode.		
		011	Power-down mode.		
		100	Internal offset calibration.		
		101	Internal gain calibration		
		110	System offset calibration.		
		111	System gain calibration.		
[3:2]	CLOCKSEL		These bits select the ADC clock source. Selecting the internal oscillator also enables the internal oscillator.	0x0	R/W
		00	Internal oscillator		
		01	Internal oscillator output on the XTAL2/CLKIO pin.		
		10	External clock input on the XTAL2/CLKIO pin.		
		11	External crystal on the XTAL1 pin and the XTAL2/CLKIO pin.		
[1:0]	Reserved		These bits are reserved. Set these bits to 0.	0x0	R

INTERFACE MODE REGISTER

Address: 0x02, Reset: 0x0000, Name: IFMODE

The interface mode register configures various serial interface options.

Table 28. Bit Descriptions for IFMODE

Bits	Bit Name	Settings	Description	Reset	Access
[15:13]	Reserved		These bits are reserved Set these bits to 0.	0x0	R
12	ALT_SYNC		This bit enables a different behavior of the SYNC pin to allow the use of SYNC as a	0x0	R/W
			control for conversions when cycling channels.		
		0	Disabled.		
		1	Enabled.		
11	IOSTRENGTH		This bit controls the drive strength of the DOUT/RDY pin. Set this bit when reading	0x0	R/W
			from the SPI at high speed with a low IOVDD supply and moderate capacitance.		
		0	Disabled (default).		
		1	Enabled.		
[10:9]	Reserved		These bits are reserved. Set these bits to 0.	0x0	R
8	DOUT_RESET		See the DOUT_RESET section.	0x0	R/W
		0	Disabled.		
		1	Enabled.		
7	CONTREAD		This bit enables the continuous read mode of the ADC data register. The ADC must be	0x0	R/W
			configured in continuous conversion mode to use continuous read mode. For		
			more details, see the Operating Modes section.		
		0	Disabled.		
		1	Enabled.		
6	DATA_STAT		This bit enables the status register to be appended to the data register when read	0x0	R/W
			so that channel and status information are transmitted with the data, which is the		
			only way to be sure that the channel bits read from the status register correspond to the data in the data register.		
		0	Disabled.		
		1	Enabled.		
		'	Litabica.		

Bits	Bit Name	Settings	Description	Reset	Access
5	REG_CHECK	0	This bit enables a register integrity checker, which can be used to monitor any change in the value of the user registers. To use this feature, configure all other registers as desired with this bit cleared. Then, write to this register to set the REG_CHECK bit to 1. If the contents of any of the registers change, the REG_ERROR bit is set in the status register. To clear the error, set the REG_CHECK bit to 0. Neither the interface mode register nor the ADC data or status registers are included in the registers that are checked. If a register must have a new value written, this bit must first be cleared. Otherwise, an error is flagged when the new register contents are written.	0x0	R/W
		1	Enabled.		
4	Reserved		This bit is reserved. Set this bit to 0.	0x0	R
[3:2]	CRC_EN		These bits enable CRC protection of register reads and writes. CRC increases the number of bytes in a SPI transfer by one.	0x00	R/W
		00	Disabled.		
		01	XOR checksum enabled for register read transactions. Note that register writes still use CRC with these bits set.		
		10	CRC checksum enabled for read and write transactions.		
1	Reserved		This bit is reserved. Set this bit to 0.	0x0	R
0	WL16		This bit changes the ADC data register to 16 bits. The ADC is not reset by a write to the interface mode register. Therefore, the ADC result is not rounded to the correct word length immediately after writing to these bits. The first new ADC result is correct.	0x0	R/W
		0	24-bit data.		
		1	16-bit data.		

REGISTER CHECK

Address: 0x03, Reset: 0x000000, Name: REGCHECK

The register check register is a 24-bit checksum calculated by exclusively OR'ing the contents of the user registers. The REG_CHECK bit in the interface mode register must be set for this checksum to operate. Otherwise, the register reads 0.

Table 29. Bit Descriptions for REGCHECK

Bits	Bit Name	Settings	Description	Reset	Access
[23:0]	REGISTER_CHECK		This register contains the 24-bit checksum of user registers when the REG_CHECK bit is set in the interface mode register.	0x000000	R

DATA REGISTER

Address: 0x04, Reset: 0x000000, Name: Data

The data register contains the ADC conversion result. The encoding is offset binary, or it can be changed to unipolar by the BI_UNIPOLARx bits in the setup configuration registers. Reading the data register brings the \overline{RDY} bit and the \overline{RDY} output high if it is low. The ADC result can be read multiple times. However, because the \overline{RDY} output is brought high, it is not possible to determine if another ADC result is imminent. After the command to read the ADC register is received, the ADC does not write a new result into the data register.

Table 30. Bit Descriptions for Data

Bits	Bit Name	Settings	Description	Reset	Access
[23:0]	Data		This register contains the ADC conversion result. If DATA_STAT is set in the interface mode register, the status register is appended to this register when read, making this a 32-bit register.	0x000000	R

GPIO CONFIGURATION REGISTER

Address: 0x06, Reset: 0x0800, Name: GPIOCON

The GPIO configuration register controls the general-purpose input and output pins of the ADC.

Table 31. Bit Descriptions for GPIOCON

Bits	Bit Name	Settings	Description	Reset	Acces
[15:14]	Reserved		Reserved.	0x0	R
13	OP_EN2_3		GPO2/GPO3 Output Enable. This bit enables the GPO2 and GPO3 pins. The outputs are referenced between AVDD and AVSS.	0x0	R/W
		0	Disabled.		
		1	Enabled.		
12	MUX_IO	•	This bit allows the ADC to control an external multiplexer, using GPIO0/GPIO1/	0x0	R
11	SYNC_EN		GPO2/GPO3 in sync with the internal channel sequencing. The analog input pins used for a channel can still be selected on a per channel basis. Therefore, it is possible to have a 16-channel multiplexer in front of each analog input pair (VIN0/VIN1 to VIN10/VINCOM and ADCIN11/ADCIN12 to ADCIN13/ADCIN14), giving a total of 128 differential channels. However, only 16 channels at a time can be automatically sequenced. Following the sequence of 16 channels, the user changes the analog input to the next pair of input channels, and it sequences through the next 16 channels. There is a delay function that allows extra time for the analog input to settle, in conjunction with any switching of an external multiplexer (see the delay bits in the ADC Mode Register section). SYNC Input Enable. This bit enables the SYNC pin as a sync input. When set low, the SYNC pin holds the ADC and filter in reset until SYNC goes high. An alternative operation of the SYNC pin is available when the ALT_SYNC bit in the interface mode	0x1	R/W
		0	register is set. This mode works only when multiple channels are enabled. In such cases, a low on the SYNC pin does not immediately reset the filter and modulator. Instead, if the SYNC pin is low when the channel is due to be switched, the modulator and filter are prevented from starting a new conversion. Bringing SYNC high begins the next conversion. This alternative sync mode allows SYNC to be used while cycling through channels. Disabled. Enabled.		
[10:9]	ERR_EN		ERROR Pin Mode. These bits enable the ERROR pin as an error input and output.	0x0	R/W
		00	Disabled.		
		01	Enables error input (active low). ERROR is an error input. The (inverted) readback state is OR'ed with other error sources and is available in the ADC_ERROR bit in the status register. The ERROR pin state can also be read from the ERR_DAT bit in this register.		
		10	Enables open-drain error output (active low). ERROR is an open-drain error output. The status register error bits are OR'ed, inverted, and mapped to the ERROR pin. ERROR pins of multiple devices can be wired together to a common pull-up resistor so that an error on any device can be observed.		
		11	General-purpose output (active low). ERROR is a general-purpose output. The status of the pin is controlled by the ERR_DAT bit in this register. This output is referenced between IOVDD and DGND, as opposed to the AVDD and AVSS levels used by the GPIOx pins. The output has an active pull-up resistor in this case.		
3	ERR_DAT		ERROR Pin Data. This bit determines the logic level at the ERROR pin if the pin is enabled as a general-purpose output. This bit reflects the readback status of the pin	0x0	R/W
		_	if the pin is enabled as an input.		
		0	Logic 0.		
,	CD DATAS	1	Logic 1.	0.0	D 447
7	GP_DATA3	_	GPO1 Data. This bit is the write data for GPO1.	0x0	R/W
		0	GPO1 = 0.		
		1	GPO1 = 1.		
5	GP_DATA2		GPO0 Data. This bit is the write data for GPO0.	0x0	R/W
		0	GPO0 = 0.		
		1	GPO0 = 1.		

Bits	Bit Name	Settings	Description	Reset	Access
5	IP_EN1		This bit runs GPIO1 into an input. Input must be equal to AVDD or AVSS.	0x0	R/W
		0	Disabled.		
		1	Enabled.		
4	IP_EN0		This bit runs GPIO0 into an input. Input must be equal to AVDD or AVSS.	0x0	R/W
		0	Disabled.		
		1	Enabled.		
3	3 OP_EN1		This bit runs GPIO1 into an output. Outputs are referenced between AVDD or AVSS.	0x0	R/W
		0	Disabled.		
		1	Enabled.		
2	OP_EN0		This bit runs GPIO0 into an output. Outputs are referenced between AVDD or AVSS.	0x0	R/W
		0	Disabled.		
		1	Enabled.		
1	GP_DATA1		This bit is the readback or write data for GPIO1.	0x0	R/W
0	GP_DATA0		This bit is the readback or write data for GPIO0.	0x0	R/W

ID REGISTER

Address: 0x07, Reset: 0x34DX, Name: ID

The ID register returns a 16-bit ID. For the AD4116, this value is 0x34Dx.

Table 32. Bit Descriptions for ID

Bits	Bit Name	Settings	Description		Access
[15:0]	ID		Product ID. The ID register returns a 16-bit ID code that is specific to the ADC.	0x34DX	R

CHANNEL REGISTER 0 TO CHANNEL REGISTER 15

Address: 0x10 to Address 0x1F, Reset: 0x8001, Name: CH0 to CH15

The channel registers are 16-bit registers that select the currently active channels, the selected inputs for each channel, and the setup to be used to configure the ADC for that channel. The layout for CH0 to CH15 is identical except that the default CH_ENx bit for CH1 to CH15 is 0x0.

Table 33. Bit Descriptions for CH0 to CH15

Bits	Bit Name	Settings	Description	Reset	Access
15	CH_ENx		This bit enables Channel 0. If more than one channel is enabled, the ADC automatically sequences between them.	0x1	R/W
		0	Disabled.		
		1	Enabled.		
[14:12]	SETUP_SELx		These bits identify which of the eight setups is used to configure the ADC for this channel. A setup comprises a set of four registers: a setup configuration register, a filter configuration register, an offset register, and a gain register. All channels can use the same setup, in which case, the same 3-bit value must be written to these bits on all active channels, or up to eight channels can be configured differently.	0x0	R/W
		000	Setup 0.		
		001	Setup 1.		
		010	Setup 2.		
		011	Setup 3.		
		100	Setup 4.		
		101	Setup 5.		
		110	Setup 6.		
		111	Setup 7.		
[11:10]	Reserved		Reserved.	0x0	R

Bits	Bit Name	Settings	Description	Reset	Access
[9:0]	INPUTx		These bits select which input pair is connected to the input of the ADC for this	0x1	R/W
			channel.		
		000000001	VINO and VIN1.		
		0000010000	VINO and VINCOM.		
		0000100000	VIN1 and VIN0.		
		0000110000	VIN1 and VINCOM.		
		0001000011	VIN2 and VIN3.		
		0001010000	VIN2 and VINCOM.		
		0001100010	VIN3 and VIN2.		
		0001110000	VIN3 and VINCOM.		
		0010000101	VIN4 and VIN5.		
		0010010000	VIN4 and VINCOM.		
		0010100100	VIN5 and VIN4.		
		0010110000	VIN5 and VINCOM.		
		0011000111	VIN6 and VIN7.		
		0011010000	VIN6 and VINCOM.		
		0011100110	VIN7 and VIN6.		
		0011110000	VIN7 and VINCOM.		
		0100001001	VIN8 and VIN9.		
		0100010000	VIN8 and VINCOM.		
		0100101000	VIN9 and VIN8.		
		0100110000	VIN9 and VINCOM.		
		0101010000	VIN10, VINCOM (single-ended or differential pair)		
		0101101100	ADCIN11, ADCIN12.		
		0110001011	ADCIN12, ADCIN11.		
		0110101110	ADCIN13, ADCIN14.		
		0111001101	ADCIN14, ADCIN13.		
		0101101111	ADCIN11, ADCIN15. (pseudo differential or differential pair)		
		0110001111	ADCIN12, ADCIN15. (pseudo differential or differential pair)		
		0110101111	ADCIN13, ADCIN15. (pseudo differential or differential pair)		
		0111001111	ADCIN14, ADCIN15. (pseudo differential or differential pair)		
		1000110010	Temperature sensor.		
		1010110110	Reference.		

SETUP CONFIGURATION REGISTER 0 TO SETUP CONFIGURATION REGSITER 7

Address: 0x20 to 0x27, Reset: 0x1000 Name: SETUPCON0 to SETUPCON7

The setup configuration registers are 16-bit registers that configure the reference selection, input buffers, and output coding of the ADC. The layout for SETUPCON0 to SETUPCON7 is identical.

Table 34. Bit Descriptions for SETUPCON0 to SETUPCON7

Bits	Bit Name	Settings	Description	Reset	Access
[15:13]	Reserved		These bits are reserved. Set these bits to 0.	0x0	R
12	BI_UNIPOLARx		Bipolar and Unipolar Output. This bit sets the output coding of the ADC for Setup 0.	0x1	R/W
		0	Unipolar coded output.		
		1	Bipolar coded output.		
11	REFBUFx+		REF+ Buffer. This bit enables or disables the REF+ input buffer.	0x0	R/W
		0	Disabled.		
		1	Enabled.		
10	REFBUFx-		REF – Buffer. This bit enables or disables the REF – input buffer.	0x0	R/W
		0	Disabled.		
		1	Enabled.		

Bits	Bit Name	Settings	Description	Reset	Access
[9:8]	INBUFx		Input Buffer. This bit enables or disables input buffers.	0x0	R/W
		00	Disabled.		
		01	Reserved.		
		10	Reserved.		
		11	Enabled.		
[7:6]	Reserved		This bit is reserved. Set this bit to 0.	0x0	R
[5:4]	REF_SELx		These bits allow the user to select the reference source for ADC conversion on Setup 0.	0x0	R/W
		00	External reference – REF±.		
		10	Internal 2.5 V reference must be enabled via ADCMODE (see Table 27).		
		11	AVDD – AVSS.		
[3:0]	Reserved		These bits are reserved. Set these bits to 0.	0x0	R

FILTER CONFIGURATION REGISTER 0 TO FILTER CONFIGURATION REGISTER 7

Address: 0x28 to 0x2F, Reset: 0x0500, Name: FILTCON0 to FILTCON7

The filter configuration registers are 16-bit registers that configure the ADC data rate and filter options. Writing to any of these registers resets any active ADC conversion and restarts converting at the first channel in the sequence. The layout for FILTCON0 to FILTCON7 is identical.

Table 35. Bit Descriptions for FILTCON0 to FILTCON7

Bits	Bit Name	Settings	Description	Reset	Access
15	SINC3_MAPx		If this bit is set, the mapping of the filter register changes to directly program the decimation rate of the sinc3 filter for Setup 0. All other options are eliminated. This bit allows fine tuning of the output data rate and filter notch for rejection of specific frequencies. The data rate when on a single channel equals $f_{MOD}/(32 \times FILTCON0[14:0])$.	0x0	R/W
[14:12]	Reserved		These bits are reserved. Set these bits to 0.	0x0	R
11	ENHFILTENx		This bit enables various post filters for enhanced 50 Hz/60 Hz rejection for Setup 0. The ORDER0 bits must be set to 00 to select the sinc5 + sinc1 filter for this function to work.	0x0	R/W
		0	Disabled.		
		1	Enabled.		
[10:8]	ENHFILTx		These bits select between various post filters for enhanced 50 Hz/60 Hz rejection for Setup 0.	0x5	R/W
		010	27 SPS, 47 dB rejection, and 36.7 ms settling.		
		011	25 SPS, 62 dB rejection, and 40 ms settling.		
		101	20 SPS, 86 dB rejection, and 50 ms settling.		
		110	16.67 SPS, 92 dB rejection, and 60 ms settling.		
7	Reserved		This bit is reserved. Set this bit to 0.	0x0	R
[6:5]	ORDERx		These bits control the order of the digital filter that processes the modulator data for Setup 0.	0x0	R/W
		00	Sinc5 + sinc1 (default).		
		11	Sinc3.		
[4:0]	ODRx		These bits control the output data rate of the ADC and, therefore, the settling time and noise for Setup x. Rates shown are for single channel enabled sinc5 + sinc 1 filter. See Table 7 for multiple channels enabled.	0x0	R/W
		00000	62500 SPS.		
		00001	62500 SPS.		
		00010	62500 SPS.		
		00011	62500 SPS.		
		00100	31250 SPS.		
		00101	31250 SPS.		
		00110	15625 SPS.		
		00111	10416.7 SPS.		
		01000	5194.8 SPS (5208.3 SPS for sinc3).		
		01001	2496.9 SPS (2500 SPS for sinc3).		
		01010	1007.6 SPS (1008.1 SPS for sinc3).		
		01011	499.9 SPS (500 SPS for sinc3).		

Bits	Bit Name	Settings	Description	Reset	Access
		01100	390.6 SPS (400.64 SPS for sinc3).		
		01101	200.3 SPS (200.32 SPS for sinc3).		
		01110	100.0 SPS.		
		01111	59.75 SPS (59.98 SPS for sinc3).		
		10000	49.84 SPS (50 SPS for sinc3).		
		10001	20.00 SPS.		
		10010	16.65 SPS (16.67 SPS for sinc3).		
		10011	10.00 SPS.		
		10100	5.00 SPS.		
		10101	2.50 SPS.		
		10110	1.25 SPS.		

OFFSET REGISTER 0 TO OFFSET REGISTER 7

Address: 0x30 to 0x37, Reset: 0x800000, Name: OFFSET0 to OFFSET7

The offset (zero-scale) registers are 16-bit registers that can be used to compensate for any offset error in the ADC or in the system. The layout for OFFSET0 to OFFSET7 is identical.

Table 36. Bit Descriptions for OFFSET0 to OFFSET7

Bits	Bit Name	Settings	Description	Reset	Access
[23:0]	OFFSETx		Offset calibration coefficient for Setup 0.	0x800000	R/W

GAIN REGISTER 0 TO GAIN REGISTER 7

Address: 0x38 to 0x3F, Reset: 0x5XXXX0, Name: GAIN0 to GAIN7

The gain (full-scale) registers are 16-bit registers that can be used to compensate for any gain error in the ADC or in the system. The layout for GAIN0 to GAIN7 is identical.

Table 37. Bit Descriptions for GAIN0 to GAIN7

Bits	Bit Name	Settings	Description	Reset ¹	Access
[23:0]	GAINx		Gain calibration coefficient for Setup 0.	0x5XXXX0	R/W

¹ X means don't care.

OUTLINE DIMENSIONS




Figure 62. 40-Lead Lead Frame Chip Scale Package [LFCSP] 6 mm × 6 mm Body and 0.95 mm Package Height (CP-40-15) Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
AD4116BCPZ	−40°C to +105°C	40-Lead Lead Frame Chip Scale Package [LFCSP]	CP-40-15
AD4116BCPZ-RL7	−40°C to +105°C	40-Lead Lead Frame Chip Scale Package [LFCSP]	CP-40-15
EVAL-AD4116ASDZ		Evaluation Board	
EVAL-SDP-CB1Z		Evaluation Controller Board	

 $^{^{1}}$ Z = RoHS Compliant Part.