



# **TFT LCD Module**

## **Product Specification**

**DT028CTFT**  
**2.8" (240RGB x 320 DOTS) TFT Module**

July 5, 2019

**Remark:**

Contents in this document are subject to change without notice. No part of this document may be reproduced or transmitted in any form or by any means, electronic or mechanical, for any purpose, without the express written permission of Displaytech.

**Displaytech**

Email: [sales@displaytech.com.hk](mailto:sales@displaytech.com.hk)

Website: <http://www.displaytech.com.hk>

**Revision Record**

| <b>REV</b> | <b>CHANGES</b> | <b>DATE</b> |
|------------|----------------|-------------|
| 1.1        | First release  | Jul 5, 2019 |
|            |                |             |
|            |                |             |
|            |                |             |
|            |                |             |
|            |                |             |
|            |                |             |
|            |                |             |
|            |                |             |
|            |                |             |
|            |                |             |

## **Table of Content**

|                                                     |           |
|-----------------------------------------------------|-----------|
| <b>Revision Record .....</b>                        | <b>1</b>  |
| <b>1. Scope .....</b>                               | <b>3</b>  |
| <b>2. Application .....</b>                         | <b>3</b>  |
| <b>3. General Information.....</b>                  | <b>3</b>  |
| <b>4. Outline Drawing .....</b>                     | <b>4</b>  |
| <b>5. Interface signals .....</b>                   | <b>5</b>  |
| <b>6. Absolute maximum Ratings .....</b>            | <b>6</b>  |
| 6.1 Electrical Absolute max. ratings .....          | 6         |
| 6.2. Environment Conditions .....                   | 6         |
| <b>7. Electrical Specifications .....</b>           | <b>6</b>  |
| 7.1 Electrical characteristics.....                 | 6         |
| 7.2 LED Backlight.....                              | 7         |
| <b>8. Command/AC Timing .....</b>                   | <b>7</b>  |
| 8.1 AC Characteristics.....                         | 7         |
| 8.2 Reset Timing .....                              | 12        |
| <b>9. Optical Specification .....</b>               | <b>14</b> |
| <b>10. Environmental / Reliability Tests.....</b>   | <b>16</b> |
| <b>11. Precautions for Use of LCD Modules .....</b> | <b>16</b> |
| 11.1 Safety .....                                   | 16        |
| 11.2 Handling.....                                  | 16        |
| 11.3 Static Electricity .....                       | 17        |
| 11.4Storage.....                                    | 17        |
| 11.5 Cleaning.....                                  | 17        |
| 11.6 Cautions for installing and assembling.....    | 17        |

## 1. Scope

This data sheet is to introduce the specification of DT028CTFT active matrix IPS TFT module. It is composed of a color TFT-LCD panel, driver IC, FPC, and a backlight unit. The 2.8" display area contains 240(RGB) x 320 pixels.


## 2. Application

Digital equipments which need color display, mobile phone, mobile navigator/video systems.

## 3. General Information

| Item                          | Contents                       | Unit |
|-------------------------------|--------------------------------|------|
| Size                          | 2.8                            | inch |
| Resolution                    | 240(RGB)*320                   | /    |
| Interface                     | RGB/MCU                        | /    |
| Technology type               | IPS TFT                        | /    |
| Pixel pitch                   | 0.18X0.18                      | mm   |
| Pixel Configuration           | R.G.B Vertical Stripe          |      |
| Outline Dimension (W x H x D) | 50.00x 69.20 x 2.70            | mm   |
| Active Area                   | 43.2 x 57.60                   | mm   |
| Display Mode                  | Transmissive<br>Normally Black | /    |
| Backlight Type                | LED                            | /    |
| Driver IC                     | IL19341                        | /    |
| View Direction                | ALL                            | /    |

## 4. Outline Drawing



## 5. Interface signals

| No    | Symbol        | I/O | Description                                                                                                                                                                                           | Remarks |
|-------|---------------|-----|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|
| 1     | LED-A         | P   | LED Backlight (Anode)                                                                                                                                                                                 |         |
| 2~5   | LED-K1-LED-K4 | P   | LED Backlight (Cathode)                                                                                                                                                                               |         |
| 6~9   | IM0-IM3       | I   | System interface select                                                                                                                                                                               | Note 1  |
| 10    | FMARK         | O   | Tearing effect output pin to synchronize MPU to frame writing, activate by S/W command.<br>Normally Low. Leave open when not in use.                                                                  |         |
| 11    | VSYNC         | I   | Frame sync signal for RGB interface operation.<br>Fix to VDD or VSS when not in use.                                                                                                                  |         |
| 12    | HSYNC         | I   | Line sync signal for RGB interface operation.<br>Fix to VDD or VSS when not in use.                                                                                                                   |         |
| 13    | DOTCLK        | I   | Data clock for RGB interface operation.<br>Fix to VDD or VSS when not in use.                                                                                                                         |         |
| 14    | ENABLE        | I   | Data enable pin for RGB interface operation.<br>Fix to VDD or VSS when not in use.                                                                                                                    |         |
| 15~32 | DB17-DB0      | I   | 18-bit parallel data bus for MCU System and RGB Interface modes. Fix to VSS when not in use. Refer to Note 1 for Interface selection.                                                                 |         |
| 33    | CS            | I   | Chip select signal: Active low                                                                                                                                                                        |         |
| 34    | WR            | I   | 8080-I/8080-II Parallel Interface: Write signal. 4-Wire Serial Interface: Command/Parameter Select. Fix to VDD when not in use.                                                                       |         |
| 35    | DC/SCL        | I   | 8080-I/8080-II Parallel Interface: Data/Command select (DCX=1 → Data select, DCX=0 → Command select).<br>3-Wire 9-Bit/4-Wire 8-Bit Serial Interface: Serial Clock. Fix to VDD or VSS when not in use. |         |
| 36    | RD            | I   | 8080-I/8080-II Parallel Interface: Read signal. Fix to VDD when not in use.                                                                                                                           |         |
| 37    | RESET         | I   | System Reset. Active low.                                                                                                                                                                             |         |
| 38    | SDO           | O   | Serial data output in serial bus system interface. Leave open when not in use.                                                                                                                        |         |
| 39    | SDI           | I   | Serial input signal.<br>IM[3] Low: Serial in/out,<br>IM[3] High: Serial Input.<br>Fix to VDD or VSS when not in use.                                                                                  |         |
| 40    | VCC           | P   | Power supply                                                                                                                                                                                          |         |
| 41    | GND           | P   | Ground                                                                                                                                                                                                |         |
| 42    | YD(NC)        | O   | Touch panel pin (No connection)                                                                                                                                                                       |         |
| 43    | XR(NC)        | O   | Touch panel pin (No connection)                                                                                                                                                                       |         |
| 44    | YU(NC)        | O   | Touch panel pin (No connection)                                                                                                                                                                       |         |
| 45    | XL(NC)        | O   | Touch panel pin (No connection)                                                                                                                                                                       |         |

Recommended mating connector: FH12S-45S-0.5SH or equivalent.

**Note 1:**

| IM3 | IM2 | IM1 | IM0 | Interface                             | DB Pin in use     |                   |
|-----|-----|-----|-----|---------------------------------------|-------------------|-------------------|
|     |     |     |     |                                       | Register/Content  | GRAM              |
| 0   | 0   | 0   | 0   | 80 MCU 8-bit bus interface I          | DB[7:0]           | DB[7:0]           |
| 0   | 0   | 0   | 1   | 80 MCU 16-bit bus interface I         | DB[7:0]           | DB[15:0]          |
| 0   | 0   | 1   | 0   | 80 MCU 9-bit bus interface I          | DB[7:0]           | DB[8:0]           |
| 0   | 0   | 1   | 1   | 80 MCU 18-bit bus interface I         | DB[7:0]           | DB[17:0]          |
| 0   | 1   | 0   | 1   | 3-line 9-bit data serial interface I  | SDA: In/Out       |                   |
| 0   | 1   | 1   | 0   | 4-line 8-bit data serial interface I  | SDA: In/Out       |                   |
| 1   | 0   | 0   | 0   | 80 MCU 16-bit bus interface II        | DB[8:1]           | DB[17:10] DB[8:1] |
| 1   | 0   | 0   | 1   | 80 MCU 8-bit bus interface II         | DB[17:10]         | DB[17:10]         |
| 1   | 0   | 1   | 0   | 80 MCU 18-bit bus interface II        | DB[8:1]           | DB[17:0]          |
| 1   | 0   | 1   | 1   | 80 MCU 9-bit bus interface II         | DB[17:10]         | DB[17:9]          |
| 1   | 1   | 0   | 1   | 3-line 9-bit data serial interface II | SDI: In, SDO: Out |                   |
| 1   | 1   | 1   | 0   | 4-line 8-bit data serial interface II | SDI: In, SDO: Out |                   |

Must select serial MCU(system) interface to use RGB data interface.

## 6. Absolute maximum Ratings

### 6.1 Electrical Absolute max. ratings

| Parameter            | Symbol | MIN  | MAX | Unit | Remark |
|----------------------|--------|------|-----|------|--------|
| Power Supply Voltage | VCC    | -0.3 | 4.6 | V    |        |
| Logic Supply Voltage | VDD    | -0.3 | 4.6 | V    |        |

### 6.2. Environment Conditions

| Item                  | Symbol | MIN | MAX | Unit | Remark |
|-----------------------|--------|-----|-----|------|--------|
| Operating Temperature | TOPR   | -20 | 70  | °C   |        |
| Storage Temperature   | TSTG   | -30 | 80  | °C   |        |

## 7. Electrical Specifications

### 7.1 Electrical characteristics

GND=0V, Ta=25°C


| Item                  | Symbol | MIN     | TYP | MAX     | Unit | Remark |
|-----------------------|--------|---------|-----|---------|------|--------|
| Power Supply          | VCC    | 2.5     | 2.8 | 3.3     | V    |        |
| Input Signal Voltage  | VIL    | 0       | --  | 0.3*VCC | V    |        |
|                       | VIH    | 0.7*VCC | --  | VCC     | V    |        |
| Output Signal Voltage | VOL    | 0       | --  | 0.2*VCC | V    |        |
|                       | VOH    | 0.8*VCC | --  | VCC     | V    |        |

## 7.2 LED Backlight

| Item            | Symbol | MIN | TYP   | MAX | Unit | Remark |
|-----------------|--------|-----|-------|-----|------|--------|
| Forward Current | IF     | -   | 80    | -   | mA   |        |
| Forward Voltage | VF     | -   | 3.0   | -   | V    |        |
| LED life time   | --     | -   | 20000 | -   | Hrs  | Note   |

Note: The "LED life time" is defined as the module brightness decrease to 50% original brightness at Ta=25°C and IL =80mA. The LED lifetime could be decreased if operating IL is larger than 80mA.


LED CIRCUIT:



## 8. Command/AC Timing


### 8.1 AC Characteristics

#### 8.1.1 Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080-I system)




| Signal                                    | Symbol | Parameter                          | min | max | Unit | Description                               |
|-------------------------------------------|--------|------------------------------------|-----|-----|------|-------------------------------------------|
| DCX                                       | tast   | Address setup time                 | 0   | -   | ns   |                                           |
|                                           | taht   | Address hold time (Write/Read)     | 0   | -   | ns   |                                           |
| CSX                                       | tchw   | CSX "H" pulse width                | 0   | -   | ns   |                                           |
|                                           | tcs    | Chip Select setup time (Write)     | 15  | -   | ns   |                                           |
|                                           | trcs   | Chip Select setup time (Read ID)   | 45  | -   | ns   |                                           |
|                                           | trcsfm | Chip Select setup time (Read FM)   | 355 | -   | ns   |                                           |
| WRX                                       | tcsf   | Chip Select Wait time (Write/Read) | 10  | -   | ns   |                                           |
|                                           | twc    | Write cycle                        | 66  | -   | ns   |                                           |
|                                           | twrh   | Write Control pulse H duration     | 15  | -   | ns   |                                           |
|                                           | twrl   | Write Control pulse L duration     | 15  | -   | ns   |                                           |
| RDX (FM)                                  | trcfm  | Read Cycle (FM)                    | 450 | -   | ns   |                                           |
|                                           | trdhfm | Read Control H duration (FM)       | 90  | -   | ns   |                                           |
|                                           | trdlfm | Read Control L duration (FM)       | 355 | -   | ns   |                                           |
| RDX (ID)                                  | trc    | Read cycle (ID)                    | 160 | -   | ns   |                                           |
|                                           | trdh   | Read Control pulse H duration      | 90  | -   | ns   |                                           |
|                                           | trdl   | Read Control pulse L duration      | 45  | -   | ns   |                                           |
| D[17:0],<br>D[15:0],<br>D[8:0],<br>D[7:0] | tdst   | Write data setup time              | 10  | -   | ns   | For maximum CL=30pF<br>For minimum CL=8pF |
|                                           | tdht   | Write data hold time               | 10  | -   | ns   |                                           |
|                                           | trat   | Read access time                   | -   | 40  | ns   |                                           |
|                                           | tratfm | Read access time                   | -   | 340 | ns   |                                           |
|                                           | trod   | Read output disable time           | 20  | 80  | ns   |                                           |

Note:  $T_a = -30$  to  $70\text{ }^{\circ}\text{C}$ ,  $V_{DDI}=1.65\text{V}$  to  $3.3\text{V}$ ,  $V_{CI}=2.5\text{V}$  to  $3.3\text{V}$ ,  $V_{SS}=0\text{V}$




CSX timings :




Note: Logic high and low levels are specified as 30% and 70% of  $V_{DDI}$  for Input signals.

Write to read or read to write timings:




Note: Logic high and low levels are specified as 30% and 70% of  $V_{DDI}$  for Input signals.

### 8.1.2 Display Parallel 18/16/9/8-bit Interface Timing Characteristics(8080- II system)




| Signal                                               | Symbo<br>l | Parameter                          | min | max | Unit | Description                               |
|------------------------------------------------------|------------|------------------------------------|-----|-----|------|-------------------------------------------|
| DCX                                                  | fast       | Address setup time                 | 0   | -   | ns   |                                           |
|                                                      | taht       | Address hold time (Write/Read)     | 0   | -   | ns   |                                           |
| CSX                                                  | tchwh      | CSX "H" pulse width                | 0   | -   | ns   |                                           |
|                                                      | tcs        | Chip Select setup time (Write)     | 15  | -   | ns   |                                           |
|                                                      | trcs       | Chip Select setup time (Read ID)   | 45  | -   | ns   |                                           |
|                                                      | trcsfm     | Chip Select setup time (Read FM)   | 355 | -   | ns   |                                           |
|                                                      | tcsf       | Chip Select Wait time (Write/Read) | 10  | -   | ns   |                                           |
|                                                      | tcsf       | Chip Select Wait time (Write/Read) | 10  | -   | ns   |                                           |
| WRX                                                  | twc        | Write cycle                        | 66  | -   | ns   |                                           |
|                                                      | twrh       | Write Control pulse H duration     | 15  | -   | ns   |                                           |
|                                                      | twrl       | Write Control pulse L duration     | 15  | -   | ns   |                                           |
| RDX (FM)                                             | trcfm      | Read Cycle (FM)                    | 450 | -   | ns   |                                           |
|                                                      | trdhfm     | Read Control H duration (FM)       | 90  | -   | ns   |                                           |
|                                                      | trdlfm     | Read Control L duration (FM)       | 355 | -   | ns   |                                           |
| RDX (ID)                                             | trc        | Read cycle (ID)                    | 160 | -   | ns   |                                           |
|                                                      | trdh       | Read Control pulse H duration      | 90  | -   | ns   |                                           |
|                                                      | trdl       | Read Control pulse L duration      | 45  | -   | ns   |                                           |
| D[17:0],<br>D[17:10]&D[8:1],<br>D[17:10],<br>D[17:9] | tdst       | Write data setup time              | 10  | -   | ns   | For maximum CL=30pF<br>For minimum CL=8pF |
|                                                      | tdht       | Write data hold time               | 10  | -   | ns   |                                           |
|                                                      | trat       | Read access time                   | -   | 40  | ns   |                                           |
|                                                      | tratfm     | Read access time                   | -   | 340 | ns   |                                           |
|                                                      | trod       | Read output disable time           | 20  | 80  | ns   |                                           |

Note: Ta = -30 to 70 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, VSS=0V.




CSX timings :




Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

Write to read or read to write timings:




Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

## 8.1.3 Display Serial Interface Timing Characteristics (3-line SPI system)




| Signal             | Symbol | Parameter                   | min | max | Unit | Description |
|--------------------|--------|-----------------------------|-----|-----|------|-------------|
| SCL                | tscycw | Serial Clock Cycle (Write)  | 100 | -   | ns   |             |
|                    | tshw   | SCL "H" Pulse Width (Write) | 40  | -   | ns   |             |
|                    | tslw   | SCL "L" Pulse Width (Write) | 40  | -   | ns   |             |
|                    | tscycr | Serial Clock Cycle (Read)   | 150 | -   | ns   |             |
|                    | tshr   | SCL "H" Pulse Width (Read)  | 60  | -   | ns   |             |
|                    | tslr   | SCL "L" Pulse Width (Read)  | 60  | -   | ns   |             |
| SDA / SDI (Input)  | tsds   | Data setup time (Write)     | 30  | -   | ns   |             |
|                    | tsdh   | Data hold time (Write)      | 30  | -   | ns   |             |
| SDA / SDO (Output) | tacc   | Access time (Read)          | 10  | -   | ns   |             |
|                    | toh    | Output disable time (Read)  | 10  | 50  | ns   |             |
| CSX                | tsc    | SCL-CSX                     | 20  | -   | ns   |             |
|                    | tch    | CSX "H" Pulse Width         | 40  | -   | ns   |             |
|                    | tcss   | CSX-SCL Time                | 60  | -   | ns   |             |
|                    | tcs    |                             | 65  | -   | ns   |             |

Note:  $T_a = 25\text{ }^{\circ}\text{C}$ ,  $V_{DDI}=1.65\text{V to }3.3\text{V}$ ,  $V_{CI}=2.5\text{V to }3.3\text{V}$ ,  $AGND=VSS=0\text{V}$




## 8.1.4 Display Serial Interface Timing Characteristics (4-line SPI system)




| Signal                | Symbol    | Parameter                     | min | max | Unit | Description                               |
|-----------------------|-----------|-------------------------------|-----|-----|------|-------------------------------------------|
| CSX                   | $t_{css}$ | Chip select time (Write)      | 40  | -   | ns   |                                           |
|                       | $t_{csh}$ | Chip select hold time (Read)  | 40  | -   | ns   |                                           |
| SCL                   | $t_{wc}$  | Serial clock cycle (Write)    | 100 | -   | ns   |                                           |
|                       | $t_{wrh}$ | SCL "H" pulse width (Write)   | 40  | -   | ns   |                                           |
|                       | $t_{wrl}$ | SCL "L" pulse width (Write)   | 40  | -   | ns   |                                           |
|                       | $t_{rc}$  | Serial clock cycle (Read)     | 150 | -   | ns   |                                           |
|                       | $t_{rdh}$ | SCL "H" pulse width (Read)    | 60  | -   | ns   |                                           |
|                       | $t_{rdl}$ | SCL "L" pulse width (Read)    | 60  | -   | ns   |                                           |
|                       |           |                               |     |     |      |                                           |
| D/CX                  | $t_{as}$  | D/CX setup time               | 10  | -   |      |                                           |
|                       | $t_{ah}$  | D/CX hold time (Write / Read) | 10  | -   |      |                                           |
| SDA / SDI<br>(Input)  | $t_{ds}$  | Data setup time (Write)       | 30  | -   | ns   |                                           |
|                       | $t_{dh}$  | Data hold time (Write)        | 30  | -   | ns   |                                           |
| SDA / SDO<br>(Output) | $t_{acc}$ | Access time (Read)            | 10  | -   | ns   | For maximum CL=30pF<br>For minimum CL=8pF |
|                       | $t_{od}$  | Output disable time (Read)    | 10  | 50  | ns   |                                           |

Note:  $T_a = 25^\circ\text{C}$ ,  $V_{DDI}=1.65\text{V}$  to  $3.3\text{V}$ ,  $V_{CI}=2.5\text{V}$  to  $3.3\text{V}$ ,  $AGND=VSS=0\text{V}$




### 8.1.5 Parallel 18/16/6-bit RGB Interface Timing Characteristics




| Signal        | Symbol                              | Parameter                           | min | max | Unit | Description                      |
|---------------|-------------------------------------|-------------------------------------|-----|-----|------|----------------------------------|
| VSYNC / HSYNC | $t_{\text{SYNCS}}$                  | VSYNC/HSYNC setup time              | 15  | -   | ns   | 18/16-bit bus RGB interface mode |
|               | $t_{\text{SYNCH}}$                  | VSYNC/HSYNC hold time               | 15  | -   | ns   |                                  |
| DE            | $t_{\text{ENS}}$                    | DE setup time                       | 15  | -   | ns   |                                  |
|               | $t_{\text{ENH}}$                    | DE hold time                        | 15  | -   | ns   |                                  |
| D[17:0]       | $t_{\text{POS}}$                    | Data setup time                     | 15  | -   | ns   |                                  |
|               | $t_{\text{PDH}}$                    | Data hold time                      | 15  | -   | ns   |                                  |
| DOTCLK        | PWDH                                | DOTCLK high-level period            | 15  | -   | ns   |                                  |
|               | PWDL                                | DOTCLK low-level period             | 15  | -   | ns   |                                  |
|               | $t_{\text{CYCD}}$                   | DOTCLK cycle time                   | 100 | -   | ns   |                                  |
|               | $t_{\text{rgbr}}, t_{\text{rgbrf}}$ | DOTCLK, HSYNC, VSYNC rise/fall time | -   | 15  | ns   |                                  |
| VSYNC / HSYNC | $t_{\text{SYNCS}}$                  | VSYNC/HSYNC setup time              | 15  | -   | ns   | 6-bit bus RGB interface mode     |
|               | $t_{\text{SYNCH}}$                  | VSYNC/HSYNC hold time               | 15  | -   | ns   |                                  |
| DE            | $t_{\text{ENS}}$                    | DE setup time                       | 15  | -   | ns   |                                  |
|               | $t_{\text{ENH}}$                    | DE hold time                        | 15  | -   | ns   |                                  |
| D[17:0]       | $t_{\text{POS}}$                    | Data setup time                     | 15  | -   | ns   |                                  |
|               | $t_{\text{PDH}}$                    | Data hold time                      | 15  | -   | ns   |                                  |
| DOTCLK        | PWDH                                | DOTCLK high-level pulse period      | 15  | -   | ns   |                                  |
|               | PWDL                                | DOTCLK low-level pulse period       | 15  | -   | ns   |                                  |
|               | $t_{\text{CYCD}}$                   | DOTCLK cycle time                   | 50  | -   | ns   |                                  |
|               | $t_{\text{rgbr}}, t_{\text{rgbrf}}$ | DOTCLK, HSYNC, VSYNC rise/fall time | -   | 15  | ns   |                                  |

Note:  $T_a = -30$  to  $70^\circ\text{C}$ ,  $V_{\text{DDI}}=1.65\text{V}$  to  $3.3\text{V}$ ,  $V_{\text{CI}}=2.5\text{V}$  to  $3.3\text{V}$ ,  $\text{AGND}=\text{VSS}=0\text{V}$



### 8.2 Reset Timing



| Signal | Symbol | Parameter            | Min | Max                 | Unit |
|--------|--------|----------------------|-----|---------------------|------|
| RESX   | tRW    | Reset pulse duration | 10  |                     | uS   |
|        | tRT    | Reset cancel         |     | 5<br>(note 1,5)     | mS   |
|        |        |                      |     | 120<br>(note 1,6,7) | mS   |


Note 1: The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NV memory to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.

Note 2: Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

| RESX Pulse           | Action         |
|----------------------|----------------|
| Shorter than 5us     | Reset Rejected |
| Longer than 10us     | Reset          |
| Between 5us and 10us | Reset starts   |

Note 3: During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In -mode.) And then return to Default condition for Hardware Reset.

Note 4: Spike Rejection also applies during a valid reset pulse as shown below:



Note 5: When Reset applied during Sleep In Mode.

Note 6: When Reset applied during Sleep Out Mode.

Note 7: It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

## 9. Optical Specification


| Item           | Symbol     | Condition    | Min  | Typ. | Max. | Unit              | Remark         |
|----------------|------------|--------------|------|------|------|-------------------|----------------|
| Contrast Ratio | CR         | $\Theta=0^0$ | 400  | 500  | -    |                   | Note1<br>Note2 |
| Response Time  | Ton/Toff   | 25°C         |      | 35   | 45   | ms                | Note1<br>Note3 |
| View Angles    | $\Theta T$ | $CR \geq 10$ | -    | 80   | -    | Degree            | Note4          |
|                | $\Theta B$ |              | -    | 80   | -    |                   |                |
|                | $\Theta L$ |              | -    | 80   | -    |                   |                |
|                | $\Theta R$ |              | -    | 80   | -    |                   |                |
| Chromaticity   | White      | X            | 0.26 | 0.30 | 0.34 |                   | Note5<br>Note1 |
|                |            | Y            | 0.27 | 0.31 | 0.36 |                   |                |
| NTSC           | S          |              | 67   | 70   | -    | %                 | Note5          |
| Luminance      | L          |              |      | 500  | --   | cd/m <sup>2</sup> | Note1<br>Note6 |
| Uniformity     | U          |              | -    | 80   | --   | %                 | Note1<br>Note7 |

Test condition: VF=3.2V, IF=15mA, the ambient temperature is 25°C.

Note 1: Definition of optical measurement system.

Temperature = 25°C(±3°C)

LED back-light: ON, Environment brightness < 150 lx




Note 2: Contrast ratio is defined as follow:

$$\text{Contrast Ratio} = \frac{\text{Surface Luminance with all white pixels}}{\text{Surface Luminance with all black pixels}}$$


Note 3: Response time is defined as follow:

Response time is the time required for the display to transition from black to white (Rise Time, Tr) and from white to black(Decay Time, Tf).




Note 4: Viewing angle range is defined as follow:

Viewing angle is measured at the center point of the LCD.



Note 5: Color chromaticity is defined as follow: (CIE1931)

Color coordinates measured at center point of LCD.



$$S = \frac{\text{area of RGB triangle}}{\text{area of NTSC triangle}} \times 100\%$$

Note 6: Luminance is defined as follow:

Luminance is defined as the brightness of all pixels "White" at the center of display area on optimum contrast.

Note 7: Luminance Uniformity is defined as follow:

Active area is divided into 9 measuring areas (Refer Fig. 2). Every measuring point is placed at the center of each measuring area.

$$\text{Uniformity}(U) = \frac{\text{Minimum Luminance( brightness ) in 9 points}}{\text{Maximum Luminance( brightness ) in 9 points}}$$




Fig. 2 Definition of uniformity

## 10. Environmental / Reliability Tests

| No | Test Item                         | Condition                                                                                                | Judgment criteria                                           |
|----|-----------------------------------|----------------------------------------------------------------------------------------------------------|-------------------------------------------------------------|
| 1  | High Temp Operation               | Ta=+70℃, 120hrs                                                                                          | Per table in below                                          |
| 2  | Low Temp Operation                | Ta=-20℃, 120hrs                                                                                          | Per table in below                                          |
| 3  | High Temp Storage                 | Ts=+80℃, 120hrs                                                                                          | Per table in below                                          |
| 4  | Low Temp Storage                  | Ts=-30℃, 120hrs                                                                                          | Per table in below                                          |
| 5  | High Temp & High Humidity Storage | Ts=+60℃, 90% RH, 120 hours                                                                               | Per table in below<br>(polarizer discoloration is excluded) |
| 6  | Thermal Shock (Non-operation)     | -30℃ 30 min~+70℃ 30 min,<br>Change time:5min, 10 Cycles                                                  | Per table in below                                          |
| 7  | ESD (Operation)                   | C=150pF, R=330Ω, 5points/panel<br>Air:±8KV, 5times;<br>Contact:±4KV, 5 times;                            | Per table in below                                          |
| 8  | Vibration (Non-operation)         | Frequency range:10~55Hz,<br>Stroke:1.5mm<br>Sweep:10Hz~55Hz~10Hz 2 hours<br>for each direction of X.Y.Z. | Per table in below                                          |
| 9  | Shock (Non-operation)             | 60G 6ms, ±X,±Y,±Z 3times,<br>for each direction                                                          | Per table in below                                          |
| 10 | Package Drop Test                 | Height:80 cm,<br>1 corner, 3 edges, 6 surfaces                                                           | Per table in below                                          |

| INSPECTION             | CRITERION(after test)                                                               |
|------------------------|-------------------------------------------------------------------------------------|
| Appearance             | No Crack on the FPC, on the LCD Panel                                               |
| Alignment of LCD Panel | No Bubbles in the LCD Panel<br>No other Defects of Alignment in Active area         |
| Electrical current     | Within device specifications                                                        |
| Function / Display     | No Broken Circuit, No Short Circuit or No Black line<br>No Other Defects of Display |

## 11. Precautions for Use of LCD Modules

### 11.1 Safety

The liquid crystal in the LCD is poisonous. Do not put it in your mouth. If the liquid crystal touches your skin or clothes, wash it off immediately using soap and water.

### 11.2 Handling

- A. The LCD and touch panel is made of plate glass. Do not subject the panel to mechanical shock or to excessive force on its surface.
- B. Do not handle the product by holding the flexible pattern portion in order to assure the reliability
- C. Transparency is an important factor for the touch panel. Please wear clear finger sacks, gloves and mask to protect the touch panel from finger print or stain and also hold the portion outside the view area when handling the touch panel.

- D. Provide a space so that the panel does not come into contact with other components.
- E. To protect the product from external force, put a covering lens (acrylic board or similar board) and keep an appropriate gap between them.
- F. Transparent electrodes may be disconnected if the panel is used under environmental conditions where dew condensation occurs.
- G. Property of semiconductor devices may be affected when they are exposed to light, possibly resulting in IC malfunctions.
- H. To prevent such IC malfunctions, your design and mounting layout shall be done in the way that the IC is not exposed to light in actual use.

### 11.3 Static Electricity

- A. Ground soldering iron tips, tools and testers when they are in operation.
- B. Ground your body when handling the products.
- C. Power on the LCD module before applying the voltage to the input terminals.
- D. Do not apply voltage which exceeds the absolute maximum rating.
- E. Store the products in an anti-electrostatic bag or container.

### 11.4 Storage

- A. Store the products in a dark place at  $+25^{\circ}\text{C} \pm 10^{\circ}\text{C}$  with low humidity (40% RH to 60% RH). Don't expose to sunlight or fluorescent light.
- B. Storage in a clean environment, free from dust, active gas, and solvent.

### 11.5 Cleaning

- A. Do not wipe the touch panel with dry cloth, as it may cause scratch.
- B. Wipe off the stain on the product by using soft cloth moistened with ethanol. Do not allow ethanol to get in between the upper film and the bottom glass. It may cause peeling issue or defective operation. Do not use any organic solvent or detergent other than ethanol.

### 11.6 Cautions for installing and assembling

- A. Bezel edge must be positioned in the area between the Active area and View area. The bezel may press the touch screen and cause activation if the edge touches the active area. A gap of approximately 0.5mm is needed between the bezel and the top electrode. It may cause unexpected activation if the gap is too narrow. There is a tolerance of 0.2 to 0.3mm for the outside dimensions of the touch panel and tail. A gap must be made to absorb the tolerance in the case and connector.
- B. In order to make the display assembly stable and firm, Displaytech recommends to design some supporting at the display backside, especially for the display with tape-attached touch panel, such supporting is important and essential, or else, the display may drop-off from front after some period of time.
- C. Do not display the fixed pattern for a long time because it may develop image sticking due to the LCD structure. If the screen is displayed with fixed pattern, use a screen saver.

