

Low Quiescent Programmable-Delay Supervisory

WWW.TECHPUBLIC.COM

Features

- Power-On Reset Generator with Adjustable Delay Time: 1.25ms to 10s.
- Very Low Quiescent Current: 2.8µA Typical
- High Threshold Accuracy: 0.5% Typ.
- Fixed Threshold Voltages for Standard Voltage Rails from 0.9V to 5V and Adjustable Voltage Down to 0.4V are available.
- Manual Reset (MR) Input.
- Open-Drain RESET Output.
- Temperature Range: -40°C to +125°C
- Package:

SOT23-6L (TPAX3808G01S6) DFN2x2-6L(TPAX3808G01D6)


Description

The family of microprocessor supervisory circuits monitor system voltage form 0.4V to 5.0V, asserting an open-drain RESET signal when the SENSE voltage drops below a preset threshold or when the manual reset (MR) pin drops to a logic low. The RESET output remains low for the user-adjustable delay time after the SENSE voltage and manual reset (MR) return above the respective thresholds.

Applications

- DSP or Microcontroller Applications capacitor.
- Notebook/Desktop Computers
- FPGA/ASIC Applications
- Portable/Battery-Powered Products
- PDAs/Hand-Held Products battery-powered applications.

Block Diagram



Adjustable-Voltage Version


Fixed-Voltage Version



Low Quiescent Programmable-Delay Supervisory

WWW.TECHPUBLIC.COM

Pin Definition



PIN CONFIGURATION

PIN							
NAME	SOT-23-6L	DFN2X2-6L	I/O	DESCRIPTION			
Ст	4	3	1	Reset period programming pin. Connecting this pin to VDD through a 40-k Ω to 200-k Ω resistor or leaving it open results in fixed delay times (see Electrical Characteristics). Connecting this pin to a ground referenced capacitor \geq 100 pF gives user-programmable delay time. See the Selecting the Reset Delay Time for more information.			
GND	2	5		Ground			
MR	3	4	1	Manual reset. Driving this pin low asserts \overline{RESET} . \overline{MR} is internally tied to V_{DD} by a 90-k Ω pullup resistor.			
RESET	1	6	0	Reset. This is an open-drain output that is driven to a low impedance state when \overline{RESET} is asserted (either the SENSE input is lower than the threshold voltage (V _{IT}) or the \overline{MR} pin is set to a logic low). \overline{RESET} remains low (asserted) for the reset period after both SENSE is above V _{IT} and \overline{MR} is set to a logic high. A pullup resistor from 10 k Ω to 1 M Ω must be used on this pin and allows the reset pin to attain voltages higher than V _{DD} .			
SENSE	5	2	ı	Voltage sense. This pin is connected to the voltage to be monitored. If the voltage at this terminal drops below the threshold voltage (V _{IT}), RESET is asserted.			
V _{DD}	6	1	I	Supply voltage. It is good analog design practice to place 0.1-µF ceramic capacitor close to this pin.			
Thermal Pad	_	Pad	_	Thermal pad; connect to ground plan to enhance thermal performance of the package.			



Low Quiescent Programmable-Delay Supervisory

WWW.TECHPUBLIC.COM

Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	RATINGS	UNIT
V _{DD}	InputVoltage Range	-0.3 ~ +7V	V
V _{CT}	C _T Voltage Range	-0.3 ~ VDD+0.3V	V
V _{RESET}	Other Voltage Range	-0.3 ~ +7V	V
V _{MR}	Other Voltage Range	-0.3 ~ +7V	V
VSENSE	Other Voltage Range	-0.3 ~ +7V	V
RESET	RESET pin Current	5mA	mA
TJ	Operating Junction Temperature Range	-40 ~ +125	င
Tstg	Storage temperature range	-65~150	${\mathbb C}$

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operation Conditions

SYMBOL	PARAMETER	Test Conditions	Min.	Тур.	Max.	Unit
VDD	Supply Voltage	-	1.7		6.5	V
V _{IH}	Input High Voltage MR				VDD	V
- 111	Input High Voltage for Open-drain RESET, SENSE		0		6.5	V
V _{IL}	Input Low Voltage MR.				VDD+0.3	V
T _A	Operating Temperature		-40		125	°C



Low Quiescent Programmable-Delay Supervisory

WWW.TECHPUBLIC.COM

Electrical Characteristics

Unless otherwise specified, -40°C≤T_A≤125°C, 1.7V≤V_{DD}≤6.5V, R_{RESET}=100kΩ, C_{RESET}=50Pf, Typical values are at T_A=+25°C


PARAMETER			TE	ST CONDITIONS	MIN	TYP	MAX	UNIT
V_{DD}	Input supply range				1.7		6.5	V
I _{DD}	Supply current (into V _{DD} pin)	$V_{DD} = 3.3 \text{ V}$, RESET not asserted, MR, RESET, C _T open				2.8	5	
יטט		$V_{DD} = 6.5 \text{ V}, \text{ F}$ MR, RESET,	not asserted,		3.0	6	μΑ	
V _{OL}	Low-level output voltage	1.3 V ≤ V _{DD} <			0.3	٧		
VOL		1.3 V ≤ V _{DD} ≤			0.4	V		
	Power-up reset voltage ⁽¹⁾	V _{OL} (max) =	0.2 V,	RESET = 15 µA			1.0	V
V _{IT}	-	TPAX3808G01			-2	±1	2	
		V _{IT} ≤ 3.3 V			-1.5	±0.5	1.5	
	Negative-going	3.3 V < V _{IT} ≤	5 V		-2	±1	2	%
	input threshold accuracy	V _{IT} ≤ 3.3 V	4	-40°C < T₁ < 85°C	-1.25	±0.5	1.25	
		3.3 V < V _{IT} ≤	5 V		-1.5	±0.5	1.5	
V _{HYS}	Hysteresis on V _{IT} pin	TPAX3808G0)1			1.5		%V ₁⊤
		-40°C < T _J <	85°C			1	2	
RRM	MR internal pullup resistance	V _{SENSE} = V _{IT}		70	90		kΩ	
		TPAX3808G0			-25		25	nA
I _{SENSE}	Input current at SENSE pin	V _{SENSE} = 6.5	V			1.7		μA
I _{OH}	RESET leakage current	V RESET = 6.5 V, RESET not asserted				300	nA	
C _{IN}		C _T pin		V _{IN} = 0 V to V _{DD}		5		
	Input capacitance, any pin	Other pins		V _{IN} = 0 V to 6.5 V		5		pF
V_{IL}	MR logic low input				0		0.3 V _{DD}	V
V _{IH}	MR logic high input				0.7 V _{DD}		V_{DD}	V
t _d	RESET delay time	C _T = Open	Se	e Timing Diagram	12	20	28	
		$C_T = V_{DD}$			180	300	420	ms
		C _T = 100 pF			0.75	1.25	1.75	
		C _T = 180 nF			0.7	1.2	1.7	S
t _{pHL}	Propagation delay	MR to RESET VI		$= 0.7 V_{DD}, V_{IL} = 0.3 V_{DD}$		150		nS
		SENSE to RESET	VIH	= $1.05 V_{IT}, V_{IL} = 0.95 V_{IT}$		20		uS
t _w	Maximum transient	SENSE	VIH	= 1.05 V _{IT} , V _{IL} = 0.95 V _{IT}		20		uS
	duration	MR	Vill	= 0.7 V _{DD} , V _{IL} = 0.3 V _{DD}		0.001		uS



Low Quiescent Programmable-Delay Supervisory

WWW.TECHPUBLIC.COM

Timing Diagram




MR and SENSE Reset Timing Diagram

Truth Table

MR	SENSE>VIT	RESET
L	0	L
L	1	L
Н	0	L
Н	1	Н

Typical Application Schematic





Low Quiescent Programmable-Delay Supervisory

WWW.TECHPUBLIC.COM

Functional Description

The microprocessor supervisory product family is designed to assert a \overline{RESET} signal when either the SENSE pin voltage drops below V_{TT} or the manual reset (\overline{MR}) is driven low. The \overline{RESET} output remains asserted for a user-adjustable time after both the manual reset (\overline{MR}) and SENSE voltages return above the respective thresholds. A broad range of the voltage threshold and reset delay time adjustments are available, allowing these devices to be used in a wide array of applications. Reset threshold voltages can be factory-set from 0.82V to 3.3V or from 4.4V to 5.0V, while the can be set to any voltage above 0.405V using an external resistor divider. Two preset delay times are also user-selectable: connecting the C_T pin to V_{DD} results in a 300ms reset delay, while leaving the C_T pin open yields a 20ms reset delay. In addition, connecting a capacitor between C_T and GND allows the designer to select any reset delay period from 1.25ms to 10s.

RESET Output

The open-drain \overline{RESET} output is typically connected to the \overline{RESET} input of a microprocessor. A pull-up resistor must be used to hold this line high when \overline{RESET} is not asserted. The \overline{RESET} output is undefined for voltage below 1.0V, but this is normally not a problem since most microprocessors do not function below this voltage. \overline{RESET} remains high (unasserted) as long as \overline{SENSE} is above its threshold($\overline{V_{IT}}$) and the manual reset (\overline{MR}) is logic high. If either \overline{SENSE} falls below $\overline{V_{IT}}$ or \overline{MR} is driven low, \overline{RESET} is asserted, driving the \overline{RESET} pin to low impedance.

Once \overline{MR} is again logic high and SENSE is above $V_{IT}+VHYS$ (the threshold hysteresis), a delay circuit is enabled which holds \overline{RESET} low for a specified reset delay period. Once the reset delay has expired, the \overline{RESET} pin goes to a high impedance state. The pull-up resistor from the open-drain \overline{RESET} to the supply line can be used to allow the reset signal for the microprocessor to have a voltage higher than V_{DD} (up to 6.5V). The pull-up resistor should be no smaller than $10k\Omega$ as a result of the finite impedance of the \overline{RESET} line.

SENSE Input

The SENSE input provides a pin at which any system voltage can be monitored. If the voltage on this pin drops below V_{IT} , then RESET is asserted. The comparator has a built-in hysteresis to ensure smooth RESET assertions and de-assertions. It is good analog design practice to put a 1nF to 10nF bypass capacitor on the SENSE input to reduce sensitivity to transients and layout parasitic.

The can be used to monitor any voltage rail down to 0.405V by resister divider.

Manual Reset (MR) Input

The manual reset (\overline{MR}) input allows a processor or other logic circuits to initiate a reset. A logic low (0.3V_{DD}) on \overline{MR} will cause \overline{RESET} to assert. After \overline{MR} returns to a logic high and SENSE is above its reset threshold, \overline{RESET} is de-asserted after the user defined reset delay expires. Note that \overline{MR} is internally tied to V_{DD} using a 90kohm resistor so this pin can be left unconnected if \overline{MR} will not be used. Do not apply voltage level over VDD.



Low Quiescent Programmable-Delay Supervisory

WWW.TECHPUBLIC.COM


Selecting the RESET Delay Time

The has three options for setting the RESET delay time.

- 1. A fixed 300ms typical delay time by tying C_T to V_{DD} through a resistor from $40k\Omega$ to $200k\Omega$. As below Figure (a) shown.
- 2. A fixed 20ms delay time by leaving the C_T pin open. As below Figure (b) shown.
- 3. A ground referenced capacitor connected to C_T for a user-defined program time between 1.25ms and 10s. The capacitor C_T should be $\geq 100 \mathrm{pF}$ nominal value in order for the to recognize that the capacitor is present. The capacitor value for a given delay time can be calculated using the following equation: $C_T(nF) = [t_D(s) 0.5 \times 10^{-3}(s)] \times 175$. As below Figure (c) shown.


The reset delay time is determined by the time it takes an on-chip precision 220nA <u>current source</u> to charge the external capacitor to 1.23V. When a <u>RESET</u> is asserted the capacitor is discharged. When the <u>RESET</u> conditions are cleared, the internal

current source is enabled and begins to charge the external capacitor. When the voltage on this capacitor reaches 1.23V, RESET is de-asserted. Note that a low leakage type capacitor such as a ceramic should be used and the stray capacitance around this pin may cause errors in the reset delay time.



Configuration Used to Set the RESET Delay Time

Application Curves








Low Quiescent Programmable-Delay Supervisory

WWW.TECHPUBLIC.COM


Package Outline Dimensions (unit: mm) SOT23-6L







Mounting Pad Layout (unit: mm)






Low Quiescent Programmable-Delay Supervisory

WWW.TECHPUBLIC.COM

Package Outline Dimensions (unit: mm)

DFN2X2-6L



Mounting Pad Layout (unit: mm)

