CS47L63

Low-Power Audio DSP with Microphone Interface and Mono Differential Headphone Driver

Features

- Halo Core™ digital signal processor
  - Dual MAC, 150 MHz audio signal processor
  - 200 kB program memory, 408 kB data memory
  - FFT, LMS, and FIR accelerators
- Programmable wideband, multimic audio processing
  - Cirrus Logic® ambient noise cancelation
- Integrated multichannel 24-bit audio processor
  - 104 dB signal-to-noise ratio (SNR) mic input (16 kHz)
- Multichannel asynchronous sample-rate conversion
- Up to four analog or digital microphone (DMIC) inputs
- Differential headphone output driver

- Two multichannel audio serial ports (ASP), supporting sample rates up to 192 kHz
- Master SPI/I2C interface for external peripherals
- Flexible clocking configuration incorporating two frequency-locked loops (FLLs)
  - Integrated oscillator for always-on voice operation
- Configurable functions on up to 12 general-purpose input/output (GPIO) pins
- Integrated voltage-regulator circuits
  - Switchable microphone supply/bias outputs
- WLCSP package, 0.4 mm pitch

Applications

- Earbud headphones and mobile accessories
- Always-on voice-triggered devices

Description

The CS47L63 is a high-performance low-power audio DSP for earbud headphones and other portable audio devices. The CS47L63 combines a programmable Halo Core DSP with a variety of power-efficient fixed-function audio processors. The high-performance DAC and differential output driver are optimized for direct connection to the external headphone load.

The Halo Core DSP supports multiple concurrent audio features, including ambient noise cancelation (ANC), voice-trigger detection, noise reduction, media enhancement, and many more. Support for third-party DSP programming provides far-reaching opportunities for product differentiation. The Halo Core DSP is integrated within a fully flexible, all-digital mixing and routing engine with sample-rate converters, for wide use-case flexibility.

The CS47L63 supports up to four analog inputs or up to four PDM digital inputs. Low-power input modes are available for always-on (e.g., voice-trigger) functionality using either analog or digital input. Two digital audio serial ports are provided, each supporting multichannel operation at sample rates up to 192 kHz.

Two FLLs are integrated, providing support for a wide range of system-clock frequencies. An internal oscillator supports always-on voice-processing functions with no external clock required. A master interface is provided, enabling connection to external peripherals (e.g., an accelerometer) using standard I2C or SPI™ protocols.

The CS47L63 is configured using a control interface which supports I2C and SPI modes of operation. The device is powered from 1.8 V and 1.2 V supplies. An additional supply (typically direct connection to 4.2 V battery) can be used to power the LDO regulator and MICBIAS generator if needed. The power, clocking, and output driver architectures are designed to maximize battery life in voice, music, and standby modes.

See for ordering information.

Table of Contents

1 Pin Assignments and Descriptions

1.1 WLCSP Pinout (Top View, Through-Package)

|					
A1 IN2_PDMDATA	**A3** IN2RN	**A5** IN1RP	**A7** MICBIAS1C	**A9** OUTP	**A11** VDD_A
	B2 IN2RP	**B4** IN1RN	**B6** MICBIAS1B	**B8** OUTN	**B10** GND_A
C1 IN2_PDMCLK	**C3** IN2LP	**C5** IN1LN_1	**C7** LDO_FILT	**C9** GND_A	**C11** VREF2_FILT
	D2 IN2LN	**D4** IN1LP_1	**D6** MICBIAS1A	**D8** VREF1_FILT	**D10** VDD_LDO
E1 IN1_PDMDATA	**E3** IN1LN_2	**E5** IN1LP_2	**E7** GND_SUB	**E9** NC	**E11** NC
	F2 GND_D	**F4** IN1_PDMCLK	**F6** NC	**F8** RESET	**F10** IRQ
G1 VDD_D	**G3** SPI2_SS/ GPIO9	**G5** NC	**G7** NC	**G9** SPI1_MOSI/ I2C1_SDA	**G11** SPI1_MISO/ I2C1_SCL
	H2 SPI2_SCK/ GPIO10	**H4** SPI2_MOSI/ I2C2_SDA/ GPIO12	**H6** NC	**H8** SPI1_SS	**H10** SPI1_SCK
J1 SPI2_MISO/ I2C2_SCL/ GPIO11	**J3** ASP2_DIN/ GPIO6	**J5** ASP2_DOUT/ GPIO5	**J7** ASP1_DOUT/ GPIO1	**J9** ASP1_DIN/ GPIO2	**J11** ASP1_FSYNC/ GPIO4
	K2 ASP2_BCLK/ GPIO7	**K4** GND_D	**K6** ASP2_FSYNC/ GPIO8	**K8** GND_D	**K10** ASP1_BCLK/ GPIO3
L1 NC	**L3** VDD_IO	**L5** MCLK2	**L7** VDD_D	**L9** MCLK1	**L11** NC

◯ Analog I/O   ◯ Digital I/O   ◯ Power

Figure 1-1. WLCSP 61-ball Pin Assignments (Top View, Through Package)

1.2 Pin Descriptions

Table 1-1 describes each pin on the CS47L63. Note that pins that share a common name should be tied together on the printed circuit board (PCB).

Table 1-1. Pin Descriptions

PU = Pull-up, PD = Pull-down, K = Bus keeper, H = Hysteresis on CMOS input, Z = Hi-Z (High impedance), C = CMOS, OD = Open drain.

Pin Name	Pin #	Power Supply	I/O	Pin Description	Digital Pad Attributes	State at Reset
Analog I/O						
IN1LN_1	C5	VDD_A	I	Left-channel negative differential mic/line input	—	Input
IN1LN_2	E3	VDD_A	I	Left-channel negative differential mic/line input.	—	Input
IN1LP_1	D4	VDD_A	I	Left-channel single-ended mic/line input/positive differential mic/line input	—	Input
IN1LP_2	E5	VDD_A	I	Left-channel single-ended mic/line input/positive differential mic/line input.	—	Input
IN1RN	B4	VDD_A	I	Right-channel negative differential mic/line input	—	Input
IN1RP	A5	VDD_A	I	Right-channel single-ended mic/line input/positive differential mic/line input	—	Input
IN2LN	D2	VDD_A	I	Left-channel negative differential mic/line input	—	Input
IN2LP	C3	VDD_A	I	Left-channel single-ended mic/line input/positive differential mic/line input	—	Input
IN2RN	A3	VDD_A	I	Right-channel negative differential mic/line input	—	Input
IN2RP	B2	VDD_A	I	Right-channel single-ended mic/line input/positive differential mic/line input	—	Input
LDO_FILT	C7	VDD_LDO	O	LDO regulator external capacitor connection	—	Output
MICBIAS1A	D6	VDD_LDO or VDD_A	O	Microphone bias 1A	—	Output
MICBIAS1B	B6	VDD_LDO or VDD_A	O	Microphone bias 1B	—	Output
MICBIAS1C	A7	VDD_LDO or VDD_A	O	Microphone bias 1C	—	Output
OUTN	B8	VDD_A	O	Headphone negative output	—	Output
OUTP	A9	VDD_A	O	Headphone positive output	—	Output
VREF1_FILT	D8	VDD_A	O	Band-gap reference external capacitor connection	—	Output
VREF2_FILT	C11	VDD_A	O	DAC reference external capacitor connection	—	Output
Digital I/O						
IN1_PDMCLK	F4	VDD_A	O	IN1 PDM clock	C	Output
IN1_PDMDATA	E1	VDD_A	I	IN1 PDM data input.	PD/H	Input
IN2_PDMCLK	C1	VDD_A	O	IN2 PDM clock	C	Output
IN2_PDMDATA	A1	VDD_A	I	IN2 PDM data input.	PD/H	Input
ASP1_BCLK/GPIO3	K10	VDD_IO	I/O	Audio serial port 1 bit clock/GPIO3	PU/PD/K/H/Z/C/OD	GPIO3 input with bus-keeper
ASP1_DIN/GPIO2	J9	VDD_IO	I	Audio serial port 1 data input/GPIO2	PU/PD/K/H/C/OD	GPIO2 input with bus-keeper
ASP1_DOUT/GPIO1	J7	VDD_IO	O	Audio serial port 1 data output/GPIO1	PU/PD/K/H/Z/C/OD	GPIO1 input with bus-keeper
ASP1_FSYNC/GPIO4	J11	VDD_IO	I/O	Audio serial port 1 frame sync/GPIO4	PU/PD/K/H/Z/C/OD	GPIO4 input with bus-keeper
ASP2_BCLK/GPIO7	K2	VDD_IO	I/O	Audio serial port 2 bit clock/GPIO7	PU/PD/K/H/Z/C/OD	GPIO7 input with bus-keeper
ASP2_DIN/GPIO6	J3	VDD_IO	I/O	Audio serial port 2 data input/GPIO6	PU/PD/K/H/C/OD	GPIO6 input with bus-keeper

Table 1-1. Pin Descriptions *(Cont.)*

PU = Pull-up, PD = Pull-down, K = Bus keeper, H = Hysteresis on CMOS input, Z = Hi-Z (High impedance), C = CMOS, OD = Open drain.

Pin Name	Pin #	Power Supply	I/O	Pin Description	Digital Pad Attributes	State at Reset
ASP2_DOUT/GPIO5	J5	VDD_IO	I/O	Audio serial port 2 data output/GPIO5	PU/PD/K/H/ Z/C/OD	GPIO5 input with bus-keeper
ASP2_FSYNC/GPIO8	K6	VDD_IO	I/O	Audio serial port 2 frame sync/GPIO8	PU/PD/K/H/ Z/C/OD	GPIO8 input with bus-keeper
$\overline{\text{IRQ}}$	F10	VDD_IO	O	Interrupt request (IRQ) output (default is active low)	C/OD	Open-drain output
MCLK1	L9	VDD_IO	I	Master clock 1	PD/H	Input
MCLK2	L5	VDD_IO	I	Master clock 2	PD/H	Input
$\overline{\text{RESET}}$	F8	VDD_IO	I	Digital reset input (active low)	PU/PD/K/H	Input with pull-up
SPI1_MISO/I2C1_ SCL	G11	VDD_IO	I/O	SPI1 control interface Master In Slave Out data/ I2C1 control interface clock input.	H/Z/C	Input
SPI1_MOSI/I2C1_ SDA	G9	VDD_IO	I/O	SPI1 control interface Master Out Slave In data/ I2C1 control interface data	H/OD	Input
SPI1_SCK	H10	VDD_IO	I	SPI1 control interface clock input	H	Input
$\overline{\text{SPI1\_SS}}$	H8	VDD_IO	I	SPI1 control interface slave select	H	Input
SPI2_MISO/I2C2_ SCL/$\overline{\text{GPIO11}}$	J1	VDD_IO	I/O	SPI2 control interface Master In Slave Out data/ I2C2 control interface clock output/GPIO11	PU/PD/K/H/ C/OD	GPIO11 input with bus-keeper
SPI2_MOSI/I2C2_ SDA/$\overline{\text{GPIO12}}$	H4	VDD_IO	I/O	SPI2 control interface Master Out Slave In data/ I2C2 control interface data/GPIO12	PU/PD/K/H/ C/OD	GPIO12 input with bus-keeper
SPI2_SCK/GPIO10	H2	VDD_IO	I/O	SPI2 control interface clock output/GPIO10	PU/PD/K/H/ C/OD	GPIO10 input with bus-keeper
$\overline{\text{SPI2\_SS}}$/GPIO9	G3	VDD_IO	I/O	SPI2 control interface slave select/GPIO9	PU/PD/K/H/ C/OD	GPIO9 input with bus-keeper
Supply						
GND_A	B10, C9	—	—	Analog ground (return path for VDD_A)	—	—
GND_D	F2, K4, K8	—	—	Digital ground (return path for VDD_D and VDD_ IO)	—	—
GND_SUB	E7	—	—	Substrate ground	—	—
VDD_A	A11	—	—	Analog supply	—	—
VDD_D	G1, L7	—	—	Digital core supply	—	—
VDD_IO	L3	—	—	Digital buffer (I/O) supply	—	—
VDD_LDO	D10	—	—	Analog supply for LDO regulator	—	—
No Connect						
NC	E9, E11, F6, G5, G7, H6, L1, L11	—	—	—	—	—

1.3 Termination of Unused Pins

Table 1-2 shows the recommended termination of unused pins (i.e., if the functionality of the pin is not being used). Pins not listed must be connected as shown in the typical connection drawing (Fig. 2-1).

Note the NC (no connect) pins have no internal connection and can be either grounded or left floating.

Table 1-2. Termination of Unused Pins

Termination	Analog Inputs	Analog Outputs	Digital I/O
Floating	IN1LN_1, IN1LN_2, IN1LP_1, IN1LP_2, IN1RN, IN1RP, IN2LN, IN2LP, IN2RN, IN2RP	MICBIAS1A, MICBIAS1B, MICBIAS1C, OUTN, OUTP	IN1_PDMCLK, IN2_PDMCLK, GPIO1, GPIO2, GPIO3, GPIO4, GPIO5, GPIO6, GPIO7, GPIO8, GPIO9, GPIO10, GPIO11, GPIO12, IRQ, RESET
Grounded	VDD_LDO [1]	LDO_FILT [1]	IN1_PDMDATA, IN2_PDMDATA, MCLK1, MCLK2, SPI1_SCK
Tied to VDD_IO	—	—	SPI1_SS

1. The VDD_LDO supply is not required under all operating conditions—see Section 4.14 for details. If the VDD_LDO supply is not required, the VDD_LDO and LDO_FILT pins should be connected to GND_A.

1.4 Electrostatic Discharge (ESD) Protection Circuitry

ESD-sensitive device. The CS47L63 is manufactured on a CMOS process and is generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken while handling and storing this device. This device is qualified to current JEDEC ESD protection standards.

2 Typical Connection Diagram

Figure 2-1. Typical Connection Diagram

3   Characteristics and Specifications

Table 3-1 defines parameters as they are characterized in this section.

Table 3-1. Parameter Definitions

Parameter	Definition
Channel separation	Left-to-right and right-to-left channel separation is the difference in level between the active channel (driven to maximum full scale output) and the measured signal level in the idle channel at the test signal frequency. The active channel is configured and supplied with an appropriate input signal to drive a full scale output, with signal measured at the output of the associated idle channel.
Common-mode rejection ratio (CMRR)	The ratio of a specified input signal (applied to both sides of a differential input), relative to the output signal that results from it.
Dynamic range (DR)	A measure of the difference in level between the maximum full scale output signal and the sum of all harmonic distortion products plus noise with a low-level input signal applied. Typically, an input signal level 60 dB below full scale is used.
Power-supply rejection ratio (PSRR)	The ratio of a specified power supply variation relative to the output signal that results from it. PSRR is measured under quiescent signal path conditions.
Signal-to-noise ratio (SNR)	A measure of the difference in level between the maximum full scale output signal and the output with no input signal applied.
Total harmonic distortion (THD)	The ratio of the RMS sum of the harmonic distortion products in the specified bandwidth [1] relative to the RMS amplitude of the fundamental (i.e., test frequency) output.
Total harmonic distortion plus noise (THD+N)	The ratio of the RMS sum of the harmonic distortion products plus noise in the specified bandwidth [1] relative to the RMS amplitude of the fundamental (i.e., test frequency) output.

1. All performance measurements are specified with a 20 kHz, low-pass brick-wall filter and, where noted, an A-weighted filter. The low-pass filter removes out-of-band noise.

Table 3-2. Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under electrical characteristics at the test conditions specified.

Parameter		Symbol	Minimum	Maximum	Unit
Supply voltages		VDD_D	−0.3	1.52	V
		VDD_A	−0.3	2.27	V
		VDD_IO	−0.3	4.32	V
		VDD_LDO	−0.3	6.6	V
Voltage range digital inputs	VDD_IO domain	—	$V_{GND\_SUB} - 0.3$	$V_{VDD\_IO} + 0.3$	V
	INn_PDMDATA	—	$V_{GND\_SUB} - 0.3$	$V_{VDD\_A} + 0.3$	V
Voltage range analog inputs		—	$V_{GND\_SUB} - 0.3$	$V_{VDD\_A} + 0.3$	V
Ground		GND_A, GND_D	$V_{GND\_SUB} - 0.3$	$V_{GND\_SUB} + 0.3$	V
Operating temperature range		T_A	−40	+85	ºC
Operating junction temperature		T_J	−40	+125	ºC
Storage temperature after soldering		—	−65	+150	ºC

Table 3-3. Recommended Operating Conditions

Parameter		Symbol	Minimum	Typical	Maximum	Units
Digital supply range	Core and FLL	VDD_D	1.14	1.2	1.26	V
Digital supply range	I/O	VDD_IO	1.71	1.8	3.6	V
LDO regulator supply range 1		VDD_LDO	2.7	—	5.5	V
Analog supply range		VDD_A	1.71	1.8	1.89	V
Ground 2		GND_D, GND_A, GND_SUB	—	0	—	V
Power supply rise time 3,4		VDD_D	10	—	2000	µs
		All other supplies	10	—	—	µs
Operating temperature range		T_A	–40	—	85	ºC

Note: There are no power sequencing requirements; the supplies may be enabled and disabled in any order.

1. The VDD_LDO supply is not required under all operating conditions—see Section 4.14 for details. If the VDD_LDO supply is not required, it should be connected to GND_A.
2. The impedance between GND_D, GND_A, and GND_SUB must not exceed 0.1 Ω.
3. If the VDD_D rise time exceeds 2 ms, RESET must be asserted during the rise and held asserted until after VDD_D is within the recommended operating limits.
4. The specified minimum power supply rise times assume a minimum decoupling capacitance of 100 nF per pin. However, Cirrus Logic strongly advises that the recommended decoupling capacitors are present on the PCB and that appropriate layout guidelines are observed. The specified minimum power supply rise times also assume a maximum PCB inductance of 10 nH between decoupling capacitor and pin.

Table 3-4. Analog Input Signal Level—IN1xx

Test conditions (unless specified otherwise): VDD_A = 1.8V; with the exception of the condition noted, the following electrical characteristics are valid across the full range of recommended operating conditions.

Parameter		Minimum	Typical	Maximum	Units
Full-scale input signal level (0 dBFS output)	Single-ended PGA input, 0 dB PGA gain	—	0.5	—	V_{RMS}
		—	–6	—	dBV
	Differential PGA input, 0 dB PGA gain	—	1	—	V_{RMS}
		—	0	—	dBV

Notes:
- The full-scale input signal level is also the maximum analog input level, before clipping occurs.
- The maximum input signal level is reduced by 6 dB if mid-power configuration is selected.
- A 1.0V_{RMS} differential signal equates to 0.5V_{RMS}/–6dBV per input.
- A sinusoidal input signal is assumed.

Table 3-5. Analog Input Pin Characteristics

Test conditions (unless specified otherwise): T_A = +25ºC; with the exception of the condition noted, the following electrical characteristics are valid across the full range of recommended operating conditions.

Parameter		Minimum	Typical	Maximum	Units
Input resistance	Single-ended PGA input, All PGA gain settings	9	10.5	—	kΩ
	Differential PGA input, All PGA gain settings	18	21	—	kΩ
Input capacitance		—	—	5	pF

Table 3-6. Analog Input Gain—Programmable Gain Amplifiers (PGAs)

The following electrical characteristics are valid across the full range of recommended operating conditions.

Parameter		Minimum	Typical	Maximum	Units
Minimum programmable gain		—	0	—	dB
Maximum programmable gain		—	29	—	dB
Programmable gain step size	Guaranteed monotonic	—	1	—	dB

Table 3-7. Digital Input Signal Level—IN*n*_PDMDATA

The following electrical characteristics are valid across the full range of recommended operating conditions.

Parameter		Minimum	Typical	Maximum	Units
Full-scale input level 1	0 dBFS digital core input, 0 dB gain	—	–6	—	dBFS

1. The digital input signal level is measured in dBFS, where 0 dBFS is a signal level equal to the full-scale range (FSR) of the PDM input. The FSR is defined as the amplitude of a 1 kHz sine wave whose positive and negative peaks are represented by the maximum and minimum digital codes respectively—this is the largest 1 kHz sine wave that can fit in the digital output range without clipping.

Table 3-8. Output Characteristics

The following electrical characteristics are valid across the full range of recommended operating conditions.

Parameter		Minimum	Typical	Maximum	Unit
Headphone output driver (OUTP+OUTN)	Load resistance OUTP to OUTN	15	—	100	Ω
	Load capacitance OUTP to OUTN	—	—	100	pF
	OUTP/OUTN to GND_A	—	—	50	pF

Table 3-9. Input/Output Path Characteristics

Test conditions (unless specified otherwise): VDD_IO = VDD_A = 1.8 V, VDD_D = 1.2 V; T$_A$ = +25ºC; 1 kHz sinusoid signal; Fs = 48 kHz; PGA gain = 0 dB, 24-bit audio data.

Parameter			Min	Typ	Max	Units
Analog input paths (IN1xx, IN2xx) to ADC—Differential Input, Hi-Fi Mode	SNR (A-weighted), defined in Table 3-1	20 Hz to 20 kHz, 48 kHz sample rate	91	99	—	dB
		20 Hz to 8 kHz, 16 kHz sample rate	—	104	—	dB
	THD, defined in Table 3-1	−1 dBV input	—	−89	—	dB
	THD+N, defined in Table 3-1	−1 dBV input	—	−87	−79	dB
	Channel separation (L/R), defined in Table 3-1		—	109	—	dB
	Input-referred noise floor	A-weighted, PGA gain = +20 dB	—	2.6	—	µV$_{RMS}$
	CMRR, defined in Table 3-1	PGA gain = +29 dB	—	85	—	dB
		PGA gain = 0 dB	—	74	—	dB
	PSRR (VDD_IO, VDD_A), defined in Table 3-1	100 mV (peak-peak) 217 Hz	—	89	—	dB
		100 mV (peak-peak) 10 kHz	—	81	—	dB
	PSRR (VDD_D), defined in Table 3-1	100 mV (peak-peak) 217 Hz	—	93	—	dB
		100 mV (peak-peak) 10 kHz	—	93	—	dB
Analog input paths (IN1xx, IN2xx) to ADC— Single-Ended Input, Hi-Fi Mode	SNR (A-weighted), defined in Table 3-1	20 Hz to 20 kHz, 48 kHz sample rate	87	98	—	dB
		20 Hz to 8 kHz, 16 kHz sample rate	—	103	—	dB
	THD, defined in Table 3-1	−7 dBV input	—	−84	—	dB
	THD+N, defined in Table 3-1	−7 dBV input	—	−83	−78	dB
	Channel separation (L/R), defined in Table 3-1		—	107	—	dB
	Input-referred noise floor	A-weighted, PGA gain = +20 dB	—	4.0	—	µV$_{RMS}$
	PSRR (VDD_IO, VDD_A), defined in Table 3-1	100 mV (peak-peak) 217 Hz	—	74	—	dB
		100 mV (peak-peak) 10 kHz	—	48	—	dB
	PSRR (VDD_D), defined in Table 3-1	100 mV (peak-peak) 217 Hz	—	90	—	dB
		100 mV (peak-peak) 10 kHz	—	90	—	dB
Analog input paths (IN1xx, IN2xx) to ADC—Differential Input, Standard Mode	SNR, defined in Table 3-1	A-weighted	86	94	—	dB
	THD, defined in Table 3-1	−1 dBV input	—	−82	—	dB
	THD+N, defined in Table 3-1	−1 dBV input	—	−81	−74	dB
	Channel separation (L/R), defined in Table 3-1		—	98	—	dB
	Input-referred noise floor	A-weighted, PGA gain = +20 dB	—	3.2	—	µV$_{RMS}$
	CMRR, defined in Table 3-1	PGA gain = +29 dB	—	84	—	dB
		PGA gain = 0 dB	—	70	—	dB
	PSRR (VDD_IO, VDD_A), defined in Table 3-1	100 mV (peak-peak) 217 Hz	—	87	—	dB
		100 mV (peak-peak) 10 kHz	—	72	—	dB
	PSRR (VDD_D), defined in Table 3-1	100 mV (peak-peak) 217 Hz	—	87	—	dB
		100 mV (peak-peak) 10 kHz	—	87	—	dB
Analog input paths (IN1xx, IN2xx) to ADC—Differential Input, Mid-Power Mode	SNR, defined in Table 3-1	A-weighted	77	88	—	dB
	THD, defined in Table 3-1	−7 dBV input	—	−81	—	dB
	THD+N, defined in Table 3-1	−7 dBV input	—	−80	−74	dB
	Channel separation (L/R), defined in Table 3-1		—	98	—	dB
	Input-referred noise floor	A-weighted, PGA gain = +20 dB	—	5.4	—	µV$_{RMS}$
	CMRR, defined in Table 3-1	PGA gain = +29 dB	—	84	—	dB
		PGA gain = 0 dB	—	70	—	dB
	PSRR (VDD_IO, VDD_A), defined in Table 3-1	100 mV (peak-peak) 217 Hz	—	84	—	dB
		100 mV (peak-peak) 10 kHz	—	72	—	dB
	PSRR (VDD_D), defined in Table 3-1	100 mV (peak-peak) 217 Hz	—	84	—	dB
		100 mV (peak-peak) 10 kHz	—	73	—	dB

Table 3-9. Input/Output Path Characteristics *(Cont.)*

Test conditions (unless specified otherwise): VDD_IO = VDD_A = 1.8 V, VDD_D = 1.2 V; T_A = +25ºC; 1 kHz sinusoid signal; Fs = 48 kHz; PGA gain = 0 dB, 24-bit audio data.

Parameter			Min	Typ	Max	Units
Analog input paths (IN1xx, IN2xx) to ADC—Differential Input, Low-Power Mode	SNR, defined in Table 3-1	A-weighted	—	80	—	dB
	THD, defined in Table 3-1	–7 dBV input	—	–63	—	dB
	THD+N, defined in Table 3-1	–7 dBV input	—	–62	—	dB
	Channel separation (L/R), defined in Table 3-1	100 Hz to 10 kHz	—	90	—	dB
	Input-referred noise floor	A-weighted, PGA gain = +20 dB	—	10	—	μV_{RMS}
	CMRR, defined in Table 3-1	PGA gain = +29 dB	—	83	—	dB
		PGA gain = 0 dB	—	69	—	dB
	PSRR (VDD_IO, VDD_A), defined in Table 3-1	100 mV (peak-peak) 217 Hz	—	58	—	dB
		100 mV (peak-peak) 10 kHz	—	59	—	dB
	PSRR (VDD_D), defined in Table 3-1	100 mV (peak-peak) 217 Hz	—	60	—	dB
		100 mV (peak-peak) 10 kHz	—	60	—	dB
Headphone output driver	DC offset at load		—	40	—	µV
	Maximum output	Load resistance $\leq$ 50 Ω	—	20	—	mW
		Load resistance > 50 Ω	—	1	—	V_{RMS}
DAC to headphone output (OUTP+OUTN, Load = 64 Ω)	Dynamic range (DR), defined in Table 3-1	A-weighted, –60 dBFS input	103	108	—	dB
DAC to headphone output (OUTP+OUTN, Load = 32 Ω, 22 µH, HP1L_CFG = 010)	SNR, defined in Table 3-1	A-weighted, output signal = 20 mW	113	120	—	dB
	THD+N, defined in Table 3-1	P_O = 20 mW	—	–93	–90	dB
		P_O = 2 mW	—	–89	–85	dB
	Output noise floor	A-weighted, quiescent	—	0.8	—	μV_{RMS}
		A-weighted, –80 dBV output signal	—	4.0	—	μV_{RMS}
	PSRR (VDD_IO, VDD_A), defined in Table 3-1	100 mV (peak-peak) 217 Hz	—	96	—	dB
		100 mV (peak-peak) 10 kHz	—	83	—	dB
	PSRR (VDD_D), defined in Table 3-1	100 mV (peak-peak) 217 Hz	—	103	—	dB
		100 mV (peak-peak) 10 kHz	—	105	—	dB
DAC to headphone output (OUTP+OUTN, Load = 16 Ω, 10 µH, HP1L_CFG = 011)	SNR, defined in Table 3-1	A-weighted, output signal = 20 mW	110	117	—	dB
	THD+N, defined in Table 3-1	P_O = 20 mW	—	–91	–85	dB
		P_O = 2 mW	—	–86	–80	dB
	Output noise floor	A-weighted, quiescent	—	0.8	—	μV_{RMS}
		A-weighted, –80 dBV output signal	—	4.0	—	μV_{RMS}
	PSRR (VDD_IO, VDD_A), defined in Table 3-1	100 mV (peak-peak) 217 Hz	—	96	—	dB
		100 mV (peak-peak) 10 kHz	—	83	—	dB
	PSRR (VDD_D), defined in Table 3-1	100 mV (peak-peak) 217 Hz	—	103	—	dB
		100 mV (peak-peak) 10 kHz	—	105	—	dB

Table 3-10. Digital Input/Output

The following electrical characteristics are valid across the full range of recommended operating conditions.

Parameter		Minimum	Typical	Maximum	Units
Digital I/O [1] (except INn_PDMDATA and INn_PDMCLK)	Input HIGH level	$0.7 \times V_{VDD\_IO}$	—	—	V
	Input LOW level	—	—	$0.3 \times V_{VDD\_IO}$	V
	Output HIGH level (I_{OH} = 1 mA)	$0.9 \times V_{VDD\_IO}$	—	—	V
	Output LOW level (I_{OL} = –1mA)	—	—	$0.1 \times V_{VDD\_IO}$	V
	Input capacitance	—	—	5	pF
	Input leakage	–10	—	10	µA
	Pull-up/pull-down resistance (where applicable)	35	—	55	kΩ
Digital I/O INn_PDMDATA and INn_PDMCLK [1]	INn_PDMDATA input HIGH level	$0.7 \times V_{VDD\_A}$	—	—	V
	INn_PDMDATA input LOW level	—	—	$0.3 \times V_{VDD\_A}$	V
	INn_PDMCLK output HIGH level I_{OH} = 1 mA	$0.9 \times V_{VDD\_A}$	—	—	V
	INn_PDMCLK output LOW level I_{OL} = –1 mA	—	—	$0.1 \times V_{VDD\_A}$	V
	Input capacitance	—	25		pF
	Input leakage	–1	—	1	µA
GPIOn	Clock output frequency GPIO pin as OPCLK or FLL output	—	—	50	MHz

1. Note that digital input pins should not be left floating. Undriven digital inputs can be held at Logic 0 or Logic 1 levels using pull resistors or bus-keeper circuits if required.

Table 3-11. Miscellaneous Characteristics

Test conditions (unless specified otherwise): VDD_IO = VDD_A = 1.8 V, VDD_D = 1.2 V, VDD_LDO = 4.2 V, LDO_FILT = 3.1 V (powered from internal LDO); T_A = +25ºC; 1 kHz sinusoid signal; Fs = 48 kHz; PGA gain = 0 dB, 24-bit audio data.

Parameter		Min	Typ	Max	Units
Microphone bias (MICBIAS1*x*) [1]	Minimum bias voltage [2]	−5%	1.5	+5%	V
	Maximum bias voltage [2]	−5%	2.8	+5%	V
	Bias voltage output step size	0.05	0.1	0.15	V
	Bias voltage accuracy	−5%	—	+5%	V
	Bias current Regulator Mode (MICB1x_SRC = 0, MICB1_BYPASS = 0)	—	—	1.5	mA
	Bypass Mode (MICB1x_SRC = 0, MICB1_BYPASS = 1)	—	—	1.5	mA
	MICBIAS1x sourced from VDD_A (MICB1x_SRC = 1)	—	—	1.5	mA
	Output noise density Regulator Mode (MICB1_BYPASS = 0), MICB1_LVL = 0x4, Load current = 1 mA, measured at 1 kHz	—	50	—	nV/√Hz
	Integrated noise voltage Regulator Mode (MICB1_BYPASS = 0), MICB1_LVL = 0x4, Load current = 1 mA, 100 Hz to 7 kHz, A-weighted	—	3	—	µV$_{RMS}$
	PSRR (VDD_IO, VDD_A), defined in Table 3-1 100 mV (peak-peak) 217 Hz	—	92	—	dB
	100 mV (peak-peak) 10 kHz	—	83	—	dB
	PSRR (VDD_D), defined in Table 3-1 100 mV (peak-peak) 217 Hz	—	100	—	dB
	100 mV (peak-peak) 10 kHz	—	98	—	dB
	PSRR (VDD_LDO), defined in Table 3-1 100 mV (peak-peak) 217 Hz	—	105	—	dB
	100 mV (peak-peak) 10 kHz	—	95	—	dB
	Load capacitance Regulator Mode (MICB1_BYPASS = 0), MICB1_EXT_CAP = 0	—	—	500	pF
	Regulator Mode (MICB1_BYPASS = 0), MICB1_EXT_CAP = 1	0.1	1.0	4.7	µF
	Output discharge resistance MICB1x_EN = 0, MICB1x_DISCH = 1	1.8	2.4	3	kΩ
LDO Regulator (LDO_FILT)	Minimum output voltage [3]	—	2.4	—	V
	Maximum output voltage [3]	—	3.1	—	V
	Start-up time 4.7 µF on LDO_FILT	—	1.0	2.5	ms
Frequency-Locked Loop (FLL1, FLL2)	Output frequency	45	—	50	MHz
	Lock Time F$_{REF}$ = 32 kHz, F$_{FLL}$ = 49.152 MHz	—	5	—	ms
	F$_{REF}$ = 12 MHz, F$_{FLL}$ = 49.152 MHz	—	1	—	ms
Oscillator	Output frequency	12.188	12.288	12.388	MHz
$\overline{RESET}$ pin input	$\overline{RESET}$ input pulse width [4]	1	—	—	µs

1. MICBIAS1x sourced from micbias generator (MICB1x_SRC = 0) operating in Regulator Mode (MICB1_BYPASS = 0) unless otherwise stated. No capacitor on MICBIAS1*x*. In Regulator Mode, it is required that $V_{LDO\_FILT} - V_{MICBIAS}$ > 200 mV.
2. Regulator Mode (MICB1_BYPASS = 0), Load current ≤ 1.0 mA.
3. The LDO2 supply (VDD_LDO) must be at least 300 mV greater than the selected LDO2 output voltage.
4. To trigger a hardware reset, the $\overline{RESET}$ input must be asserted for longer than this duration.

Table 3-12. Device Reset Thresholds

The following electrical characteristics are valid across the full range of recommended operating conditions.

Parameter		Symbol	Minimum	Typical	Maximum	Units
VDD_A reset threshold	V$_{VDD\_A}$ rising	V$_{VDD\_A}$	—	—	1.66	V
	V$_{VDD\_A}$ falling		1.06	—	1.44	V
VDD_D reset threshold	V$_{VDD\_D}$ rising	V$_{VDD\_D}$	—	—	1.04	V
	V$_{VDD\_D}$ falling		0.41	—	0.70	V
VDD_IO reset threshold	V$_{VDD\_IO}$ rising	V$_{VDD\_IO}$	—	—	1.66	V
	V$_{VDD\_IO}$ falling		1.06	—	1.44	V

Note: The reset thresholds are derived from simulations only, across all operational and process corners. Device performance is not assured outside the voltage ranges defined in Table 3-3.

Table 3-13. System Clock and Frequency-Locked Loop (FLL)

The following timing information is valid across the full range of recommended operating conditions.

Parameter			Minimum	Typical	Maximum	Units
Master clock timing (MCLK1, MCLK2) [1]	MCLK cycle time	MCLK as input to FLL, FLLn_REFCLK_DIV = 00	77	—	—	ns
		MCLK as input to FLL, FLLn_REFCLK_DIV = 01	38	—	—	ns
		MCLK as input to FLL, FLLn_REFCLK_DIV = 10	19	—	—	ns
		MCLK as input to FLL, FLLn_REFCLK_DIV = 11	12.5	—	—	ns
		MCLK as direct SYSCLK or ASYNCCLK source	20	—	—	ns
	MCLK duty cycle	MCLK as input to FLL	80:20	—	20:80	%
		MCLK as direct SYSCLK or ASYNCCLK source	60:40	—	40:60	%
Frequency-locked loop (FLL1, FLL2)	FLL input frequency	FLLn_REFCLK_DIV = 00	0.032	—	13	MHz
		FLLn_REFCLK_DIV = 01	0.064	—	26	MHz
		FLLn_REFCLK_DIV = 10	0.128	—	52	MHz
		FLLn_REFCLK_DIV = 11	0.256	—	80	MHz
Internal clocking	SYSCLK frequency	SYSCLK_FREQ = 000, SYSCLK_FRAC = 0	−1%	6.144	+1%	MHz
		SYSCLK_FREQ = 000, SYSCLK_FRAC = 1	−1%	5.6448	+1%	MHz
		SYSCLK_FREQ = 001, SYSCLK_FRAC = 0	−1%	12.288	+1%	MHz
		SYSCLK_FREQ = 001, SYSCLK_FRAC = 1	−1%	11.2896	+1%	MHz
		SYSCLK_FREQ = 010, SYSCLK_FRAC = 0	−1%	24.576	+1%	MHz
		SYSCLK_FREQ = 010, SYSCLK_FRAC = 1	−1%	22.5792	+1%	MHz
		SYSCLK_FREQ = 011, SYSCLK_FRAC = 0	−1%	49.152	+1%	MHz
		SYSCLK_FREQ = 011, SYSCLK_FRAC = 1	−1%	45.1584	+1%	MHz
		SYSCLK_FREQ = 100, SYSCLK_FRAC = 0	−1%	98.304	+1%	MHz
		SYSCLK_FREQ = 100, SYSCLK_FRAC = 1	−1%	90.3168	+1%	MHz
	ASYNCCLK frequency	ASYNC_CLK_FREQ = 000	−1%	6.144	+1%	MHz
			−1%	5.6448	+1%	MHz
		ASYNC_CLK_FREQ = 001	−1%	12.288	+1%	MHz
			−1%	11.2896	+1%	MHz
		ASYNC_CLK_FREQ = 010	−1%	24.576	+1%	MHz
			−1%	22.5792	+1%	MHz
		ASYNC_CLK_FREQ = 011	−1%	49.152	+1%	MHz
			−1%	45.1584	+1%	MHz
		ASYNC_CLK_FREQ = 100	−1%	98.304	+1%	MHz
			−1%	90.3168	+1%	MHz
	DSPCLK frequency		5	—	150	MHz

1. If MCLK1 or MCLK2 is selected as a source for SYSCLK or ASYNCCLK (either directly or via one of the FLLs), the frequency must be within 1% of the applicable SYSCLK_FREQ or ASYNC_CLK_FREQ setting.

Table 3-14. Digital Input (PDM/DMIC) Interface Timing

The following timing information is valid across the full range of recommended operating conditions.

| Parameter [1]	Symbol	Minimum	Typical	Maximum	Units
INn_PDMCLK cycle time	t_{CY}	160	163	1432	ns
INn_PDMCLK duty cycle	—	45	—	55	%
INn_PDMCLK rise/fall time (25 pF load, 1.8 V supply)	t_r, t_f	5	—	30	ns
INn_PDMDATA (left) setup time to falling PDMCLK edge	t_{LSU}	22	—	—	ns
INn_PDMDATA (left) hold time from falling PDMCLK edge	t_{LH}	0	—	—	ns
INn_PDMDATA (right) setup time to rising PDMCLK edge	t_{RSU}	22	—	—	ns
INn_PDMDATA (right) hold time from rising PDMCLK edge	t_{RH}	0	—	—	ns

1. PDM/DMIC interface timing

Table 3-15. Audio Serial Port—Master Mode

Test conditions (unless specified otherwise): C_{LOAD} = 25 pF (output pins); BCLK slew (10% to 90%) = 3.7–5.6 ns; with the exception of the conditions noted, the following electrical characteristics are valid across the full range of recommended operating conditions.

Parameter [1]		Symbol	Minimum	Typical	Maximum	Units
Master Mode	ASP*n*_BCLK cycle time	t_{BCY}	40	—	—	ns
	ASP*n*_BCLK pulse width high	t_{BCH}	18	—	—	ns
	ASP*n*_BCLK pulse width low	t_{BCL}	18	—	—	ns
	ASP*n*_FSYNC propagation delay from BCLK falling edge [2]	t_{LRD}	0	—	8	ns
	ASP*n*_DOUT propagation delay from BCLK falling edge	t_{DD}	0	—	6	ns
	ASP*n*_DIN setup time to BCLK rising edge	t_{DSU}	11	—	—	ns
	ASP*n*_DIN hold time from BCLK rising edge	t_{DH}	0	—	—	ns
Master Mode, Slave FSYNC	ASP*n*_FSYNC setup time to BCLK rising edge	t_{LRSU}	13	—	—	ns
	ASP*n*_FSYNC hold time from BCLK rising edge	t_{LRH}	0.5	—	—	ns

Notes: The descriptions above assume noninverted polarity of ASP*n*_BCLK.

1. Audio serial port timing—Master Mode. Note that BCLK and FSYNC outputs can be inverted if required; the figure shows the default, noninverted polarity.

2. The timing of the ASP*n*_FSYNC signal is selectable. If the FSYNC advance option is enabled, the FSYNC transition is timed relative to the preceding BCLK edge. Under the required condition that BCLK is inverted in this case, the FSYNC transition is still timed relative to the falling BCLK edge.

Table 3-16. Audio Serial Port—Slave Mode

The following timing information is valid across the full range of recommended operating conditions, unless otherwise noted.

Parameter [1],[2]		Symbol	Min	Typ	Max	Units
ASPn_BCLK cycle time		t_{BCY}	40	—	—	ns
ASPn_BCLK pulse width high	BCLK as direct SYSCLK or ASYNCCLK source	t_{BCH}	16	—	—	ns
	All other conditions	t_{BCH}	14	—	—	ns
ASPn_BCLK pulse width low	BCLK as direct SYSCLK or ASYNCCLK source	t_{BCL}	16	—	—	ns
	All other conditions	t_{BCL}	14	—	—	ns
C_{LOAD} = 15 pF (output pins), BCLK slew (10%–90%) = 3 ns	ASPn_FSYNC set-up time to BCLK rising edge	t_{LRSU}	5	—	—	ns
	ASPn_FSYNC hold time from BCLK rising edge	t_{LRH}	0	—	—	ns
	ASPn_DOUT propagation delay from BCLK falling edge	t_{DD}	0	—	12.1	ns
	ASPn_DIN set-up time to BCLK rising edge	t_{DSU}	2	—		ns
	ASPn_DIN hold time from BCLK rising edge	t_{DH}	0	—		ns
	Master FSYNC, ASPn_FSYNC propagation delay from BCLK falling edge	t_{LRD}	—	—	14.2	ns
C_{LOAD} = 25 pF (output pins), BCLK slew (10%–90%) = 6 ns	ASPn_FSYNC set-up time to BCLK rising edge	t_{LRSU}	5	—		ns
	ASPn_FSYNC hold time from BCLK rising edge	t_{LRH}	0	—		ns
	ASPn_DOUT propagation delay from BCLK falling edge	t_{DD}	0	—	13	ns
	ASPn_DIN set-up time to BCLK rising edge	t_{DSU}	2	—		ns
	ASPn_DIN hold time from BCLK rising edge	t_{DH}	0	—		ns
	Master FSYNC, ASPn_FSYNC propagation delay from BCLK falling edge	t_{LRD}	—	—	15.1	ns

Note: The descriptions above assume noninverted polarity of ASPn_BCLK.

1. Audio serial port timing—Slave Mode. Note that BCLK and FSYNC inputs can be inverted if required; the figure shows the default, noninverted polarity.

2. If ASPn_BCLK or ASPn_FSYNC is selected as a source for SYSCLK or ASYNCCLK (either directly or via one of the FLLs), the frequency must be within 1% of the applicable SYSCLK_FREQ or ASYNC_CLK_FREQ setting.

Table 3-17. Audio Serial Port Timing—TDM Mode

The following timing information is valid across the full range of recommended operating conditions, unless otherwise noted.

Parameter [1]		Min	Typ	Max	Units
Master Mode—C_{LOAD} (ASPn_DOUT) = 15 to 25 pF. BCLK slew (10%–90%) = 3.7ns to 5.6 ns.	ASPn_DOUT enable time from BCLK falling edge	0	—	—	ns
	ASPn_DOUT disable time from BCLK falling edge	—	—	6	ns
Slave Mode—C_{LOAD} (ASPn_DOUT) = 15 pF). BCLK slew (10%–90%) = 3 ns	ASPn_DOUT enable time from BCLK falling edge	2	—	—	ns
	ASPn_DOUT disable time from BCLK falling edge	—	—	12.2	ns
Slave Mode—C_{LOAD} (ASPn_DOUT) = 25 pF). BCLK slew (10%–90%) = 6 ns	ASPn_DOUT enable time from BCLK falling edge	2	—	—	ns
	ASPn_DOUT disable time from BCLK falling edge	—	—	14.2	ns

Note: If TDM operation is used on the ASPn_DOUT pins, it is important that two devices do not attempt to drive the ASPn_DOUT pin simultaneously. To support this requirement, the ASPn_DOUT pins can be configured to be tristated when not outputting data.

1. Audio serial port timing— TDM Mode. The timing of the ASPn_DOUT tristating at the start and end of the data transmission is shown.

Table 3-18. Control Interface Timing—I2C1 Slave/I2C2 Master Interface

The following timing information is valid across the full range of recommended operating conditions.

| Parameter [1]		Symbol	Min	Typ	Max	Units
SCL frequency		—	—	—	3400	kHz
SCL pulse-width low		t_1	160	—	—	ns
SCL pulse-width high		t_2	100	—	—	ns
Hold time (start condition)		t_3	160	—	—	ns
Setup time (start condition)		t_4	160	—	—	ns
SDA, SCL rise time (10%–90%)	SCL frequency > 1.7 MHz	t_6	—	—	80	ns
	SCL frequency > 1 MHz	t_6	—	—	160	ns
	SCL frequency $\leq$ 1 MHz	t_6	—	—	2000	ns
SDA, SCL fall time (90%–10%)	SCL frequency > 1.7 MHz	t_7	—	—	60	ns
	SCL frequency > 1 MHz	t_7	—	—	160	ns
	SCL frequency $\leq$ 1 MHz	t_7	—	—	200	ns
Setup time (stop condition)		t_8	160	—	—	ns
SDA setup time (data input)		t_5	40	—	—	ns
SDA hold time (data input)		t_9	0	—	—	ns
SDA valid time (data/ACK output)	SCL slew (90%–10%) = 20ns, C_{LOAD} (SDA) = 15 pF	t_{10}	—	—	40	ns
	SCL slew (90%–10%) = 60ns, C_{LOAD} (SDA) = 100 pF	t_{10}	—	—	160	ns
	SCL slew (90%–10%) = 160ns, C_{LOAD} (SDA) = 400 pF	t_{10}	—	—	190	ns
	SCL slew (90%–10%) = 200ns, C_{LOAD} (SDA) = 550 pF	t_{10}	—	—	220	ns
Pulse width of spikes that are suppressed		t_{ps}	0	—	25	ns

1. Control interface timing—I2C Mode

Table 3-19. Control Interface Timing—SPI1 Slave Interface

The following timing information is valid across the full range of recommended operating conditions.

| Parameter [1]		Symbol	Min	Typ	Max	Units
$\overline{SS}$ falling edge to SCK rising edge		t_{SSU}	2	—	—	ns
SCK falling edge to $\overline{SS}$ rising edge		t_{SHO}	0	—	—	ns
$\overline{SS}$ pulse-high between transactions		t_{SH}	500	—	—	ns
SCK pulse cycle time	SYSCLK disabled (SYSCLK_EN = 0)	t_{SCY}	20	—	—	ns
	SYSCLK_EN = 1, SYSCLK_FREQ = 000	t_{SCY}	38.4	—	—	ns
	SYSCLK_EN = 1, SYSCLK_FREQ > 000	t_{SCY}	20	—	—	ns
SCK pulse-width low		t_{SCL}	9	—	—	ns
SCK pulse-width high		t_{SCH}	9	—	—	ns
SCK falling edge to MISO transition	MISO driven on SCK falling edge (SPI1_DPHA = 0) SCK slew (90%–10%) = 5 ns, C_{LOAD} (MISO) = 10 pF	t_{DL}	4	—	13.5	ns
SCK rising edge to MISO transition	MISO driven on SCK rising edge (SPI1_DPHA = 1) SCK slew (10%–90%) = 5 ns, C_{LOAD} (MISO) = 10 pF	t_{DL}	4	—	11.5	ns
MOSI to SCK set-up time		t_{DSU}	1.7	—	—	ns
MOSI to SCK hold time		t_{DHO}	1	—	—	ns

1. Control interface timing

Table 3-20. Master Interface Timing (SPI2 Master)

The following timing information is valid across the full range of recommended operating conditions.

| Parameter [1]		Symbol	Min	Typ	Max	Units
$\overline{SS}$ falling edge to SCK rising edge		t_{SSU}	10	—	—	ns
SCK falling edge to $\overline{SS}$ rising edge		t_{SHO}	−1	—	—	ns
SCK pulse cycle time		t_{SCY}	27	—	—	ns
SCK pulse width low		t_{SCL}	13	—	—	ns
SCK pulse width high		t_{SCH}	13	—	—	ns
MISO (input) to SCK set-up time		t_{DSU}	12.5	—	—	ns
MISO (input) to SCK hold time		t_{DHO}	−4.5	—	—	ns
MOSI (output) valid from falling SCK edge	SCLK slew (90%–10%) = 5 ns, C_{LOAD} (SIOn) = 25 pF	t_{DV}	—	—	11	ns
MOSI (output) hold from falling SCK edge	SCLK slew (90%–10%) = 5 ns, C_{LOAD} (SIOn) = 25 pF	t_{HO}	2	—	—	ns

1. Master interface (SPI2) timing

Table 3-21. JTAG Interface Timing

Test conditions (unless specified otherwise): C_{LOAD} = 25 pF (output pins); TCK slew (20%–80%) = 5 ns; with the exception of the conditions noted, the following electrical characteristics are valid across the full range of recommended operating conditions.

Parameter [1]	Symbol	Minimum	Typical	Maximum	Units
TCK cycle time	T_{CCY}	50	—	—	ns
TCK pulse width high	T_{CCH}	20	—	—	ns
TCK pulse width low	T_{CCL}	20	—	—	ns
TMS setup time to TCK rising edge	T_{MSU}	5	—	—	ns
TMS hold time from TCK rising edge	T_{MH}	5	—	—	ns
TDI setup time to TCK rising edge	T_{DSU}	5	—	—	ns
TDI hold time from TCK rising edge	T_{DH}	5	—	—	ns
TDO propagation delay from TCK falling edge	T_{DD}	0	—	15	ns
TRST setup time to TCK rising edge	T_{RSU}	3	—	—	ns
TRST hold time from TCK rising edge	T_{RH}	3	—	—	ns
TRST pulse-width low	—	20	—	—	ns

1. JTAG Interface timing

Table 3-22. Typical Signal Latency

Test conditions (unless specified otherwise):
VDD_IO = VDD_A = 1.8 V, VDD_D = 1.2 V, LDO2 disabled, T_A = +25ºC; Fs = 48 kHz; 24-bit audio data, I2S Slave Mode.

Operating Configuration		Latency (μs)
ADC to ASP path—analog input (INn) to digital output (ASPn) [1]	192 kHz input, 192 kHz output, Synchronous	50
	96 kHz input, 96 kHz output, Synchronous	100
	48 kHz input, 48 kHz output, Synchronous	195
	44.1 kHz input, 44.1 kHz output, Synchronous	215
	16 kHz input, 16 kHz output, Synchronous	560
	8 kHz input, 8 kHz output, Synchronous	1170
	8 kHz input, 48 kHz output, Isochronous [2]	1700
	16 kHz input, 48 kHz output, Isochronous [2]	865
ASP to DAC path—digital input (ASPn) to analog output (OUTP/N)	192 kHz input, 192 kHz output, Synchronous	52
	96 kHz input, 96 kHz output, Synchronous	93
	48 kHz input, 48 kHz output, Synchronous	176
	44.1 kHz input, 44.1 kHz output, Synchronous	191
	16 kHz input, 16 kHz output, Synchronous	591
	8 kHz input, 8 kHz output, Synchronous	1125
	8 kHz input, 48 kHz output, Isochronous [2]	1560
	16 kHz input, 48 kHz output, Isochronous [2]	905

1. Digital core high-pass filter is included in the signal path.
2. Signal is routed via the ISRC function in the isochronous cases only.

4 Functional Description

The CS47L63 is a low-power audio hub incorporating a programmable DSP and a multichannel microphone interface. It provides flexible, high-performance audio interfacing for wearable devices in a small and cost-effective package.

4.1 Overview

The CS47L63 block diagram is shown in Fig. 4-1.

Figure 4-1. CS47L63 Block Diagram

The CS47L63 digital-mixing core supports a range of fixed-function and programmable DSP capabilities, ideally suited to low-power voice-trigger applications. Media enhancements such as adaptive noise cancelation (ANC), dynamic range control (DRC), and multiband equalizer (EQ) are supported. The CS47L63 incorporates a Halo Core DSP, supporting the Cirrus Logic SoundClear™ suite of audio processing algorithms. The DSP is integrated within a fully flexible, all-digital mixing and routing engine with sample-rate converters, for wide use-case flexibility. Support for third-party DSP programming provides far-reaching opportunities for product differentiation.

The CS47L63 provides multiple digital audio interfaces—I2S and PDM—to provide independent and fully asynchronous connections to different processors (e.g., application processor and wireless transceiver). The CS47L63 control interface supports 2-wire I2C and 4-wire SPI modes. A master interface is provided, enabling connection to external peripherals (e.g., an accelerometer) using standard I2C or SPI protocols.

A flexible clocking arrangement supports a wide variety of external clock references, including clocking derived from the audio serial ports, or from the integrated low-power oscillator. Two frequency-locked loop (FLL) circuits provide additional flexibility for system clocking, including always-on operation. Seamless switching between clock sources is supported.

Unused circuitry can be disabled under software control to save power; low leakage currents enable extended standby/off time in portable battery-powered applications. Versatile GPIO functionality is provided, including support for push-button inputs. Comprehensive interrupt functions, with status reporting, are also provided.

4.1.1 Digital Audio Core

The CS47L63 uses a core architecture based on all-digital signal routing, making digital audio effects available on all signal paths, regardless of whether the source data input is analog or digital. The digital mixing desk allows different audio effects to be applied simultaneously on many independent paths, while supporting a variety of sample rates. Soft mute and unmute control ensures smooth transitions between use cases without interrupting existing audio streams elsewhere.

The CS47L63 incorporates a Halo Core DSP, supporting programmable signal-processing algorithms. The DSP is optimized for audio applications, incorporating configurable FFT, FIR, LMS, and linear/dB-conversion accelerators.

Highly flexible digital mixing, including mixing between audio interfaces, is possible. The CS47L63 performs multichannel full-duplex asynchronous sample-rate conversion, providing use-case flexibility across a broad range of system architectures.

DRC functions are available for optimizing audio signal levels. In playback modes, the DRC can be used to maximize loudness, while limiting the signal level to avoid distortion, clipping, or battery droop. In record modes, the DRC assists in applications where the signal level is unpredictable.

The five-band parametric EQ functions can be used to compensate for the frequency characteristics of the output transducers. EQ functions can be cascaded to provide additional frequency control. Programmable high-pass and low-pass filters are also available for general filtering applications, such as removal of wind and other low-frequency noise.

4.1.2 Analog and Digital Audio Interfaces

The CS47L63 supports up to four analog inputs or up to four digital inputs, multiplexed into two stereo input signal paths. The analog and digital microphones are powered using switchable MICBIAS rails—sourced directly from the 1.8 V analog supply, or else from the integrated regulator circuits using a separate (e.g., 4.2 V battery) supply. The input paths can be configured for low-power operation, ideal for analog or digital microphone input in always-on applications.

The analog output is a differential headphone driver, capable of driving 20 mW into a 32 Ω load.

Two audio serial ports (ASPs) each support PCM, TDM, and I^{2}S data formats for compatibility with most industry-standard chipsets. ASP1 supports eight input/output channels; ASP2 supports four input/output channels. Bidirectional operation of 32-bit data at sample rates up to 192 kHz sample rates is supported.

4.1.3 Other Features

The CS47L63 incorporates a tone generator that can be used for beep functions through any of the audio signal paths. The tone generator provides two 1 kHz outputs, with configurable phase relationship, offering flexibility to create differential signals or test scenarios.

A white-noise generator is provided that can be routed within the digital core. The noise generator can provide comfort noise in cases where silence (digital mute) is not desirable.

Two pulse-width modulation (PWM) signal generators are incorporated. The duty cycle of each PWM signal can be modulated by an audio source or can be set to a fixed value using a control register setting. The PWM signal generators can be output directly on a GPIO pin.

The CS47L63 supports up to 12 GPIO pins, offering a range of input/output functions for interfacing, for detection of external hardware, and for providing logic outputs to other devices. The GPIO connections are multiplexed with the ASP and master-interface functions. Comprehensive interrupt functionality is also provided for monitoring internal and external event conditions.

System clocking can be derived from the MCLK1 or MCLK2 input pins. Alternatively, an ASP operating in Slave Mode can be used to provide a clock reference. The CS47L63 also provides two integrated FLL circuits for clock frequency conversion and stability. The flexible clocking architecture supports low-power always-on operation; an integrated R-C oscillator provides clocking for always-on voice functions if no external clock reference is available. Seamless switching between clock sources is supported; free-running FLL modes are also available.

The CS47L63 is configured using control registers, accessed via a slave SPI interface (up to 50 MHz) or I2C interface (up to 3.4 MHz). The simple analog architecture, combined with the integrated tone generator, enables straightforward device configuration and testing, minimizing debug time and reducing software effort.

The CS47L63 is powered from 1.2 V and 1.8 V external supplies. An additional supply (typically direct connection to 4.2 V battery) can be used to power the LDO regulator and MICBIAS generator, if needed, to support powering or biasing of external microphones. Power consumption is optimized across a wide variety of voice and multimedia use cases.

4.2   Input Signal Path

The CS47L63 provides flexible input channels, supporting up to five analog inputs or up to four digital inputs. Selectable combinations of analog (mic or line) and digital inputs are multiplexed into two stereo input signal paths.

The analog input paths support single-ended and differential configurations, programmable gain control, and are digitized using a high performance sigma-delta ADC. The analog input paths can be configured for low-power operation, ideal for always-on applications.

The digital input paths interface directly with external digital microphones; a separate microphone interface clock is supported for two stereo pairs of digital microphones.

The microphone bias (MICBIAS) generator provides a low-noise reference for biasing electret condenser microphones (ECMs) or for use as a low-noise supply for MEMS microphones and digital microphones. Switchable outputs from the MICBIAS generator allows three separate reference/supply outputs to be independently controlled.

Digital volume control is available on all inputs (analog and digital), with programmable ramp control for smooth, glitch-free operation. A configurable signal-detect function is available on each input signal path.

The input signal paths and control fields are shown in Fig. 4-2.

Figure 4-2. Input Signal Paths

4.2.1 Analog Microphone Input

Up to five analog microphones can be connected to the CS47L63, either in single-ended or differential configuration. The input configuration and pin selection is controlled using the IN*nx*_SRC bits as described in Section 4.2.6.

- For single-ended input, the microphone signal is connected to the noninverting input of the PGAs. The inverting inputs of the PGAs are connected to an internal reference in this configuration.
- For differential input, the noninverted microphone signal is connected to the noninverting input of the PGAs and the inverted (or noisy ground) signal is connected to the inverting input pins.

The gain of the input PGAs is controlled via register settings, as defined in Section 4.2.6. Note that the input impedance of the analog input paths is fixed across all PGA gain settings.

The ECM analog input configurations are shown in Fig. 4-3 and Fig. 4-4. The integrated MICBIAS generator provides a low noise reference for biasing the ECMs.

Figure 4-3. Single-Ended ECM Input

Figure 4-4. Differential ECM Input

Pseudodifferential connection is also possible—this is similar to the configuration shown in Fig. 4-4, but the GND connection is directly to the microphone (and IN*nx*N capacitor), instead of via a resistor. The typical connections for pseudodifferential input are shown in Fig. 4-5.

Figure 4-5. Pseudodifferential ECM Input

Analog MEMS microphones can be connected to the CS47L63 in a similar manner to the ECM configurations. Typical configurations are shown in Fig. 4-6 and Fig. 4-7. In this configuration, the integrated MICBIAS generator provides a low-noise power supply for the microphones.


Figure 4-6. Single-Ended MEMS Input

Figure 4-7. Differential MEMS Input

4.2.2   Analog Line Input

Line inputs can be connected to the CS47L63 in a similar manner to the mic inputs. Single-ended and differential configurations are supported on each analog input path, using the IN*nx*_SRC bits as described in Section 4.2.6.

The analog line input configurations are shown in Fig. 4-8 and Fig. 4-9. Note that the microphone bias (MICBIAS) is not used for line input connections.

Figure 4-8. Single-Ended Line Input

Figure 4-9. Differential Line Input

4.2.3   PDM (DMIC) Input

The CS47L63 supports as many as four PDM input channels, ideal for use with digital microphone (DMIC) input and other digital interfaces. Digital (PDM) operation is selected on input paths IN1 and IN2 using IN1_MODE and IN2_MODE as described in Section 4.2.6.

In PDM mode, two channels of audio data are multiplexed on the associated IN*n*_PDMDATA pin. Each stereo interface is clocked using the respective IN*n*_PDMCLK pin.

If PDM input is enabled, the CS47L63 outputs the CLK signal on the applicable IN*n*_PDMCLK pins. The CLK frequency is controlled by the respective IN*n*_OSR field, as described in Table 4-1 and Table 4-3. Note that the input-path PDM interfaces operate in Master Mode only—the clock (CLK) signal is generated by the CS47L63.

Note that, if the 384 kHz or 768 kHz CLK frequency is selected, the maximum valid sample rate for the respective paths is restricted as described in Table 4-1. If the input sample rates are set globally using IN_RATE (i.e., IN_RATE_ MODE = 0), all input paths are affected similarly.

The system clock, SYSCLK, must be present and enabled if using the PDM inputs; see Section 4.10 for details of SYSCLK and the associated registers.

The PDM clock frequencies in Table 4-1 assume that the SYSCLK frequency is a multiple of 6.144 MHz (SYSCLK_ FRAC = 0). If the SYSCLK frequency is a multiple of 5.6448 MHz (SYSCLK_FRAC = 1), the PDM clock frequencies are scaled accordingly.

Table 4-1. PDM Clock Frequency

Condition	PDM Clock Frequency	Valid Sample Rates	Signal Passband
IN*n*_OSR = 000	384 kHz	Up to 48 kHz	Up to 4 kHz
IN*n*_OSR = 001	768 kHz	Up to 96 kHz	Up to 8 kHz
IN*n*_OSR = 010	1.536 MHz	Up to 192 kHz	Up to 20 kHz
IN*n*_OSR = 011	2.048 MHz	Up to 192 kHz	Up to 20 kHz
IN*n*_OSR = 100	2.4576 MHz	Up to 192 kHz	Up to 20 kHz
IN*n*_OSR = 101	3.072 MHz	Up to 192 kHz	Up to 20 kHz
IN*n*_OSR = 110	6.144 MHz	Up to 192 kHz	Up to 96 kHz

A pair of digital microphones is connected as shown in Fig. 4-10. The microphones must be configured to ensure that the left mic transmits a data bit when INn_PDMCLK is high and the right mic transmits a data bit when INn_PDMCLK is low. The CS47L63 samples the DMIC data at the end of each INn_PDMCLK phase. Each microphone must tristate its data output while the other microphone is transmitting.

Note that the CS47L63 provides integrated pull-down resistors on the INn_PDMDATA pins. This provides a flexible capability for interfacing with other devices.

The voltage reference for the IN1 and IN2 PDM interfaces is VDD_A. For typical applications, the power supply for each digital microphone should provide the same voltage as VDD_A.

Figure 4-10. DMIC Input

Two PDM channels are interleaved on INn_PDMDATA, as shown in Fig. 4-11. If two microphones are connected to provide a stereo interface, each microphone must tristate its data output while the other microphone is transmitting.

Figure 4-11. PDM (DMIC) Interface Timing

4.2.4 Input Signal Path Enable

The input signal paths are enabled using the IN*nx*_EN bits described in Table 4-2. The respective bits must be enabled for analog or digital input on the respective input paths.

The input signal paths are muted by default. It is recommended that deselecting the mute should be the final step of the path-enable control sequence. Similarly, the mute should be selected as the first step of the path-disable control sequence. The input signal path mute functions are controlled using the bits described in Table 4-5.

The system clock, SYSCLK, must be configured and enabled before any audio path is enabled. The ASYNCCLK clock may also be required, depending on the path configuration. See Section 4.10 for details of the system clocks.

The CS47L63 performs automatic checks to confirm that the SYSCLK frequency is high enough to support the input signal paths and associated ADCs. If the frequency is too low, an attempt to enable an input signal path fails. Note that active signal paths are not affected under such circumstances.

The status bits in register 0x4004 indicate the status of each input signal path. If an underclocked error condition occurs, these bits can be used to indicate which input signal paths have been enabled.

Table 4-2. Input Signal Path Enable

Register Address	Bit	Label	Default	Description
R16384 (0x4000) INPUT_CONTROL	3	IN2L_EN	0	Input Path 2 (left) enable 0 = Disabled 1 = Enabled
	2	IN2R_EN	0	Input Path 2 (right) enable 0 = Disabled 1 = Enabled
	1	IN1L_EN	0	Input Path 1 (left) enable 0 = Disabled 1 = Enabled
	0	IN1R_EN	0	Input Path 1 (right) enable 0 = Disabled 1 = Enabled
R16388 (0x4004) INPUT_STATUS	3	IN2L_STS	0	Input Path 2 (left) enable status 0 = Disabled 1 = Enabled
	2	IN2R_STS	0	Input Path 2 (right) enable status 0 = Disabled 1 = Enabled
	1	IN1L_STS	0	Input Path 1 (left) enable status 0 = Disabled 1 = Enabled
	0	IN1R_STS	0	Input Path 1 (right) enable status 0 = Disabled 1 = Enabled

4.2.5 Input Signal Path Sample-Rate Control

The input signal paths may be selected as input to the digital mixers or signal-processing functions within the CS47L63 digital core. The sample rate for the input signal paths can be set globally, or can be configured independently for each input channel.

The IN_RATE_MODE bit (defined in Table 4-3) controls whether the input sample rates are set globally using IN_RATE, or independently for each input channel using the IN*nx*_RATE fields (where *n* is 1–2 and *x* is L or R for the left/right channels respectively). The IN_RATE and IN*nx*_RATE fields are defined in Table 4-20.

Note that sample-rate conversion is required when routing the input signal paths to any signal chain that is asynchronous or configured for a different sample rate.

4.2.6 Input Signal Path Configuration

The CS47L63 supports up to five analog inputs or up to four digital inputs. Selectable combinations of analog (mic or line) and digital inputs are multiplexed into two stereo input signal paths:

- Input paths IN1 and IN2 can be configured for single-ended, differential, or digital (PDM) operation. The analog input configuration and pin selection is controlled using the IN*nx*_SRC bits; digital input mode is selected by setting IN*n*_MODE for the respective input path.

A configurable high-pass filter (HPF) is provided on the left and right channels of each input path. The applicable cut-off frequency is selected using IN_HPF_CUT. The filter can be enabled on each path independently using the IN*nx*_HPF bits.

The analog input signal paths (single-ended or differential) each incorporate a PGA to provide gain in the range 0 dB to +29 dB in 1 dB steps. The analog input PGA gain is controlled using IN*nx*_PGA_VOL. Note that the PGAs do not provide pop suppression; it is recommended that the gain should not be adjusted if the respective signal path is enabled.

If digital input mode is selected, the respective PDM clock (IN*n*_PDMCLK) is generated by the CS47L63. The frequency is controlled by IN*n*_OSR.

Note: When writing to IN*n*_MODE or IN*n*_OSR, take care not to change other nonzero bits that are configured at the same register address. Bit [5] should be set at all times.

The CS47L63 input paths can be configured to allow power consumption to be optimized with respect to the required audio performance characteristics. Low-power configuration is ideal for always-on applications.

If a signal path is configured for analog input, the following options are supported:

- High-Performance Mode is the default setting for the IN1 and IN2 analog paths.
- Standard Mode is selected on the IN1 and IN2 paths by setting MSTR_TRIG0. Standard Mode is deselected by clearing MSTR_TRIG0—the input paths are configured for High Performance Mode when Standard Mode is deselected.

  When MSTR_TRIG0 changes level (0→1 or 1→0), the applicable mode is configured for the IN1 and IN2 input paths (left and right channels). Note the selection/deselection of Standard Mode affects analog input paths only—if the IN1 or IN2 signal path is configured for digital input, the respective path is not affected by the change of mode.

- Low-Power Mode is selected on the IN1 and IN2 paths using the respective IN*nx*_LP_MODE bits. Note that IN*n*_OSR must be set to (default) 101 in Low-Power Mode.

  Note that Low-Power Mode cannot be selected directly if the input paths are configured in Standard Mode—to select Low-Power Mode, the input paths must initially be configured in High-Performance Mode.

- Mid-Power Mode is selected on the IN1 and IN2 paths by setting IN*n*_OSR = 010 for the respective input path. Note that the IN*nx*_LP_MODE bits must be cleared in the mid-power configuration. The mid-power configuration is deselected by setting IN*n*_OSR = 101.

  The maximum input-signal level is reduced by 6 dB if mid-power operation is selected (see Table 3-4); the minimum PGA gain is 6 dB. Note that Mid-Power Mode cannot be selected directly if the input paths are configured in Standard Mode—to select Mid-Power Mode, the input paths must initially be configured in High-Performance Mode.

Notes: Standard Mode is configured using the control sequence defined in Section 4.2.6.1. To support Standard Mode, the control sequence must be applied after power up, hardware reset, or software reset, before writing to MSTR_TRIG0. The control sequence is required once only following power up, hardware reset, or software reset—it does not need to be repeated each time Standard Mode is selected.

Mid-Power Mode is a legacy feature, which is retained for software-driver compatibility only—it is recommended to use Standard Mode instead of Mid-Power Mode.

If a signal path is configured for digital input, the following options are available:

- The INn_PDMCLK frequency is configurable using the respective INn_OSR field. Reducing the INn_PDMCLK frequency reduces power consumption at the expense of audio performance. The INn_OSR field also supports high performance PDM mode if 6.144 MHz INn_PDMCLK is selected (INn_OSR = 110).

  Note that, if 384 kHz or 768 kHz CLK frequency is selected, the maximum sample rate for the respective paths is restricted as described in Table 4-1. If the input sample rates are set globally using IN_RATE (i.e., IN_RATE_MODE = 0), all input paths are affected similarly.

The input signal paths are configured using the fields described in Table 4-3.

Table 4-3. Input Signal Path Configuration

Register Address	Bit	Label	Default	Description
R16392 (0x4008) INPUT_RATE_CONTROL	10	IN_RATE_MODE	1	Input Path Sample Rate Configuration 0 = Global control (all input paths configured using IN_RATE) 1 = Individual channel control (using the respective INnx_RATE fields)
R16416 (0x4020) INPUT1_CONTROL1	18:16	IN1_OSR[2:0]	101	Input Path 1 Oversample Rate Control If analog input is selected, this field is used to select Mid-Power Mode. 010 = Mid-Power Mode All other codes are reserved 101 = High-Performance, Standard, or Low-Power Mode If digital input is selected, this field controls the IN1_PDMCLK frequency. 000 = 384 kHz 100 = 2.4576 MHz 001 = 768 kHz 101 = 3.072 MHz 010 = 1.536 MHz 110 = 6.144 MHz 011 = 2.048 MHz 111 = Reserved
	0	IN1_MODE	0	Input Path 1 Mode 0 = Analog input 1 = Digital input
R16420 (0x4024) IN1L_CONTROL1	29:28	IN1L_SRC[1:0]	00	Input Path 1 (Left) Source 00 = Differential (IN1LP_1–IN1LN_1) 10 = Differential (IN1LP_2–IN1LN_2) 01 = Single-ended (IN1LP_1) 11 = Single-ended (IN1LP_2)
	2	IN1L_HPF	0	Input Path 1 (Left) HPF Enable 0 = Disabled 1 = Enabled
	0	IN1L_LP_MODE	0	Input Path 1 (Left) Low-Power Mode (applicable to analog input only) 0 = Normal 1 = Low Power Mode
R16424 (0x4028) IN1L_CONTROL2	7:1	IN1L_PGA_VOL[6:0]	0x40	Input Path 1 (Left) PGA Volume (applicable to analog input only) 0x00 to 0x3F = Reserved 0x42 = 2 dB 0x5E to 0x7F = Reserved 0x40 = 0 dB … (1 dB steps) 0x41 = 1 dB 0x5D = 29 dB **Note:** In Mid-Power Mode, a minimum gain of 6 dB is used. Volume selections of 5 dB or less are overridden to 6 dB.
R16452 (0x4044) IN1R_CONTROL1	29:28	IN1R_SRC[1:0]	00	Input Path 1 (Right) Source 00 = Differential (IN1RP–IN1RN) 10 = Reserved 01 = Single-ended (IN1RP) 11 = Reserved
	2	IN1R_HPF	0	Input Path 1 (Right) HPF Enable 0 = Disabled 1 = Enabled
	0	IN1R_LP_MODE	0	Input Path 1 (Right) Low-Power Mode (applicable to analog input only) 0 = High-Performance, Standard, or Mid-Power Mode 1 = Low Power Mode
R16456 (0x4048) IN1R_CONTROL2	7:1	IN1R_PGA_VOL[6:0]	0x40	Input Path 1 (Right) PGA Volume (applicable to analog input only) 0x00 to 0x3F = Reserved 0x42 = 2 dB 0x5E to 0x7F = Reserved 0x40 = 0 dB … (1 dB steps) 0x41 = 1 dB 0x5D = 29 dB **Note:** In Mid-Power Mode, a minimum gain of 6 dB is used. Volume selections of 5 dB or less are overridden to 6 dB.

Table 4-3. Input Signal Path Configuration *(Cont.)*

Register Address	Bit	Label	Default	Description
R16480 (0x4060) INPUT2_ CONTROL1	18:16	IN2_OSR[2:0]	101	Input Path 2 Oversample Rate Control 010 = Mid-Power Mode All other codes are reserved 101 = High-Performance, Standard, or Low-Power Mode If digital input is selected, this field controls the IN2_PDMCLK frequency. 000 = 384 kHz 100 = 2.4576 MHz 001 = 768 kHz 101 = 3.072 MHz 010 = 1.536 MHz 110 = 6.144 MHz 011 = 2.048 MHz 111 = Reserved
	0	IN2_MODE	0	Input Path 2 Mode 0 = Analog input 1 = Digital input
R16484 (0x4064) IN2L_CONTROL1	29:28	IN2L_SRC[1:0]	00	Input Path 2 (Left) Source 00 = Differential (IN2LP–IN2LN) 10 = Reserved 01 = Single-ended (IN2LP) 11 = Reserved
	2	IN2L_HPF	0	Input Path 2 (Left) HPF Enable 0 = Disabled 1 = Enabled
	0	IN2L_LP_ MODE	0	Input Path 2 (Left) Low-Power Mode (applicable to analog input only) 0 = High-Performance, Standard, or Mid-Power Mode 1 = Low Power Mode
R16488 (0x4068) IN2L_CONTROL2	7:1	IN2L_PGA_ VOL[6:0]	0x40	Input Path 2 (Left) PGA Volume (applicable to analog input only) 0x00 to 0x3F = Reserved 0x42 = 2 dB 0x5E to 0x7F = Reserved 0x40 = 0 dB … (1 dB steps) 0x41 = 1 dB 0x5D = 29 dB **Note:** In Mid-Power Mode, a minimum gain of 6 dB is used. Volume selections of 5 dB or less are overridden to 6 dB.
R16516 (0x4084) IN2R_CONTROL1	29:28	IN2R_SRC[1:0]	00	Input Path 2 (Right) Source 00 = Differential (IN2RP–IN2RN) 10 = Reserved 01 = Single-ended (IN2RP) 11 = Reserved
	2	IN2R_HPF	0	Input Path 2 (Right) HPF Enable 0 = Disabled 1 = Enabled
	0	IN2R_LP_ MODE	0	Input Path 2 (Right) Low-Power Mode (applicable to analog input only) 0 = High-Performance or Mid-Power Mode 1 = Low Power Mode
R16520 (0x4088) IN2R_CONTROL2	7:1	IN2R_PGA_ VOL[6:0]	0x40	Input Path 2 (Right) PGA Volume (applicable to analog input only) 0x00 to 0x3F = Reserved 0x42 = 2 dB 0x5E to 0x7F = Reserved 0x40 = 0 dB … (1 dB steps) 0x41 = 1 dB 0x5D = 29 dB **Note:** In Mid-Power Mode, a minimum gain of 6 dB is used. Volume selections of 5 dB or less are overridden to 6 dB.
R16964 (0x4244) INPUT_HPF_ CONTROL	2:0	IN_HPF_ CUT[2:0]	010	Input Path IN1–IN2 HPF select Controls the cut-off frequency of the input path HPF circuits. 000 = 2.5 Hz 010 = 10 Hz 100 = 40 Hz 001 = 5 Hz 011 = 20 Hz All other codes are reserved
R102400 (0x19000) SW_TRIGGER_ MSTR1	0	MSTR1_TRIG0	0	Input Path IN1–IN2 Standard Mode select 0 = High-Performance Mode 1 = Standard Mode **Note:** The applicable mode is selected if MSTR1_TRIG0 changes level—a transition from 0 to 1 selects Standard Mode, and a transition from 1 to 0 selects High-Performance Mode. The input paths can be configured in Low-Power or Mid-Power Modes if MSTR1_TRIG0 = 0.

4.2.6.1 Standard Mode—Configuration Sequence

To support Standard Mode for the input signal path, a configuration sequence must be written to the CS47L63. The sequence must be applied after power up, hardware reset, or software reset, before writing to MSTR_TRIG0. Note that the control sequence is required once only following power up, hardware reset, or software reset—it does not need to be repeated each time Standard Mode is selected.

To configure the CS47L63 to support Standard Mode, the following control sequence must be used:

1. Write 0x2 to address 0x808

2. Read address 0x804 until Bit 1 indicates a value of 1

3. Write 0x3 to address 0x808

4. Write 0x00000000 to address 0x410AC

5. Write 0x00000000 to address 0x410B0

6. Write the patch data listed in Table 4-4 to addresses 0x4C800–0x4C898

Table 4-4. Standard Mode—Patch Data

Register Address	Value	Register Address	Value	Register Address	Value
0x4C800	4684020F	0x4C834	09000044	0x4C868	74030F00
0x4C804	0F050000	0x4C838	46C0010F	0x4C86C	00000026
0x4C808	00462030	0x4C83C	0F010000	0x4C870	4620300F
0x4C80C	300F4000	0x4C840	0046D803	0x4C874	0F000000
0x4C810	00004628	0x4C844	020E0E00	0x4C878	00462830
0x4C814	30300F40	0x4C848	00004684	0x4C87C	300F0000
0x4C818	40000046	0x4C84C	84020F01	0x4C880	00004630
0x4C81C	4638300F	0x4C850	05000046	0x4C884	38300F00
0x4C820	0F400000	0x4C854	46C0010F	0x4C888	00000046
0x4C824	00267403	0x4C858	0F000000	0x4C88C	46D8030F
0x4C828	010F0F00	0x4C85C	0044CC04	0x4C890	0E000000
0x4C82C	000046C4	0x4C860	010F1F00	0x4C894	00468402
0x4C830	CC040F03	0x4C864	000046C4	0x4C898	00000400

7. Write 0x4D480048 to address 0x41200

8. Write 0x2 to address 0x808

9. Write 0x0 to address 0x808

4.2.7 Input Signal Path Digital Volume Control

A digital volume control is provided on each input signal path, providing –64 dB to +31.5 dB gain control in 0.5 dB steps. An independent mute control is also provided for each input signal path.

Updates to the digital-volume and mute functions are gated by the IN_VU bit: writing to the volume- or mute-control fields does not become effective until a 1 is written to IN_VU. This makes it possible to apply changes to multiple signal paths simultaneously.

Whenever the gain or mute setting is changed, the signal path gain is ramped up or down to the new settings at a programmable rate. For increasing gain (or unmute), the rate is controlled by IN_VI_RAMP. For decreasing gain (or mute), the rate is controlled by IN_VD_RAMP.

Note: The IN_VI_RAMP and IN_VD_RAMP fields should not be changed while a volume ramp is in progress.

Note that, although the digital-volume controls provide 0.5 dB steps, the internal circuits provide signal gain adjustment in 0.125 dB steps. This allows a very high degree of gain control and smooth volume ramping under all operating conditions.

Note: The 0 dBFS level of the IN1–IN2 digital input paths is not equal to the 0 dBFS level of the CS47L63 digital core. The maximum digital input signal level is –6 dBFS (see Table 3-7). Under 0 dB gain conditions, a –6 dBFS input signal corresponds to a 0 dBFS input to the CS47L63 digital core functions.

The digital volume control registers are described in Table 4-5.

Table 4-5. Input Signal Path Digital Volume Control

Register Address	Bit	Label	Default	Description
R16404 (0x4014) INPUT_ CONTROL3	29	IN_VU	See Footnote 1	Input signal paths volume and mute update. Writing 1 to this bit causes the IN1–IN2 input signal paths volume and mute settings to be updated simultaneously.
R16424 (0x4028) IN1L_CONTROL2	28	IN1L_MUTE	1	Input Path 1 (Left) Digital Mute 0 = Unmute 1 = Mute
	23:16	IN1L_VOL[7:0]	0x80	Input Path 1 (Left) Digital Volume, –64 dB to +31.5 dB in 0.5 dB steps 0x00 = –64 dB 0x80 = 0 dB 0xC0 to 0xFF = Reserved 0x01 = –63.5 dB … (0.5 dB steps) … (0.5 dB steps) 0xBF = +31.5 dB
R16456 (0x4048) IN1R_CONTROL2	28	IN1R_MUTE	1	Input Path 1 (Right) Digital Mute 0 = Unmute 1 = Mute
	23:16	IN1R_VOL[7:0]	0x80	Input Path 1 (Right) Digital Volume, –64 dB to +31.5 dB in 0.5 dB steps 0x00 = –64 dB 0x80 = 0 dB 0xC0 to 0xFF = Reserved 0x01 = –63.5 dB … (0.5 dB steps) … (0.5 dB steps) 0xBF = +31.5 dB
R16488 (0x4068) IN2L_CONTROL2	28	IN2L_MUTE	1	Input Path 2 (Left) Digital Mute 0 = Unmute 1 = Mute
	23:16	IN2L_VOL[7:0]	0x80	Input Path 2 (Left) Digital Volume, –64 dB to +31.5 dB in 0.5 dB steps 0x00 = –64 dB 0x80 = 0 dB 0xC0 to 0xFF = Reserved 0x01 = –63.5 dB … (0.5 dB steps) … (0.5 dB steps) 0xBF = +31.5 dB
R16520 (0x4088) IN2R_CONTROL2	28	IN2R_MUTE	1	Input Path 2 (Right) Digital Mute 0 = Unmute 1 = Mute
	23:16	IN2R_VOL[7:0]	0x80	Input Path 2 (Right) Digital Volume, –64 dB to +31.5 dB in 0.5 dB steps 0x00 = –64 dB 0x80 = 0 dB 0xC0 to 0xFF = Reserved 0x01 = –63.5 dB … (0.5 dB steps) … (0.5 dB steps) 0xBF = +31.5 dB
R16968 (0x4248) INPUT_VOL_ CONTROL	6:4	IN_VD_RAMP[2:0]	010	Input Volume Decreasing Ramp Rate (seconds/6 dB). This field should not be changed while a volume ramp is in progress. 000 = 0 ms 011 = 2 ms 110 = 15 ms 001 = 0.5 ms 100 = 4 ms 111 = 30 ms 010 = 1 ms 101 = 8 ms
	2:0	IN_VI_RAMP[2:0]	010	Input Volume Increasing Ramp Rate (seconds/6 dB). This field should not be changed while a volume ramp is in progress. 000 = 0 ms 011 = 2 ms 110 = 15 ms 001 = 0.5 ms 100 = 4 ms 111 = 30 ms 010 = 1 ms 101 = 8 ms

1. Default is not applicable to these write-only bits

4.2.8   Input Signal Path Signal-Detect Control

The CS47L63 provides a digital signal-detect function for the input signal path. This enables system actions to be triggered by signal detection and allows the device to remain in a low-power state until a valid audio signal is detected. A mute function is integrated with the signal-detect circuit, ensuring the respective digital audio path remains at zero until the detection threshold level is reached. Signal detection is also indicated via the interrupt controller.

The signal-detect function is supported on input paths IN1–IN2 in analog and digital configurations. (For input paths IN1 and IN2, digital input is selected by setting the respective IN*n*_MODE bit.) Note that the valid operating conditions for this function vary, depending on the applicable signal-path configuration.

- The signal-detect function is supported on analog input paths for sample rates up to 16 kHz.
- The signal-detect function is supported on digital input paths for sample rates up to 16 kHz (if IN*n*_PDMCLK $\geq$ 768kHz) and up to 48 kHz (if IN*n*_PDMCLK $\geq$ 2.8224 MHz).

For each input path, the signal-detect function is enabled by setting the respective IN*nx*_SIG_DET_EN bit. The detection threshold level is set using IN_SIG_DET_THR—this applies to all input paths.

If the signal-detect function is enabled, the respective input channel is muted if the signal level is below the configured threshold. If the input signal exceeds the threshold level, the respective channel is immediately unmuted.

If the input signal falls below the threshold level, the mute is applied. To prevent erroneous behavior, a time delay is applied before muting the input signal—the channel is only muted if the signal level remains below the threshold level for longer than the hold time. The hold time is set using IN_SIG_DET_HOLD.

Note that the signal-level detection is performed in the digital domain, after the ADC, PGA, digital mute and digital volume controls—the respective input channel must be enabled and unmuted when using the signal-detect function.

The signal-detect function is an input to the interrupt control circuit and can be used to trigger an interrupt event; see Section 4.11. Note that the respective interrupt event represents the logic OR of the signal detection on all input channels and does not provide indication of which input channel caused the interrupt. To avoid multiple interrupts, the signal-detect interrupt can be reasserted only after all input channels have fallen below the trigger threshold level.

The signal-detect status can be output directly on a GPIO pin as an external indication of the input path signal detection. See Section 4.12 to configure a GPIO pin for this function.

The input path signal-detection control registers are described in Table 4-6.

Table 4-6. Input Signal Path Signal-Detect Control

Register Address	Bit	Label	Default	Description
R16420 (0x4024) IN1L_CONTROL1	1	IN1L_SIG_DET_EN	0	Input Path 1 (Left) Signal-Detect Enable 0 = Disabled 1 = Enabled
R16452 (0x4044) IN1R_CONTROL1	1	IN1R_SIG_DET_EN	0	Input Path 1 (Right) Signal-Detect Enable 0 = Disabled 1 = Enabled
R16484 (0x4064) IN2L_CONTROL1	1	IN2L_SIG_DET_EN	0	Input Path 2 (Left) Signal-Detect Enable 0 = Disabled 1 = Enabled
R16516 (0x4084) IN2R_CONTROL1	1	IN2R_SIG_DET_EN	0	Input Path 2 (Right) Signal-Detect Enable 0 = Disabled 1 = Enabled
R16960 (0x4240) IN_SIG_DET_CONTROL	8:4	IN_SIG_DET_THR[4:0]	0x00	Input Signal Path Signal-Detect Threshold 0x00 = –30.1 dB 0x05 = –54.2 dB 0x0A = –72.2 dB 0x01 = –36.1 dB 0x06 = –56.7 dB 0x0B = –74.7 dB 0x02 = –42.1 dB 0x07 = –60.2 dB 0x0C = –78.3 dB 0x03 = –48.2 dB 0x08 = –66.2 dB 0x0D = –80.8 dB 0x04 = –50.7 dB 0x09 = –68.7 dB All other codes are reserved
	3:0	IN_SIG_DET_HOLD[3:0]	0001	Input Signal Path Signal-Detect Hold Time (delay before signal detect indication is deasserted) 0000 = Reserved ... (4 ms steps) 1100 = 96–100 ms 0001 = 4–8 ms 1001 = 36–40 ms 1101 = 192–196 ms 0010 = 8–12 ms 1010 = 40–44 ms 1110 = 384–388 ms 0011 = 12–16 ms 1011 = 48–52 ms 1111 = 768–772 ms

4.2.9 Input Signal Path ANC Control

The CS47L63 incorporates a mono ANC processor that can provide noise reduction in a variety of different operating conditions. The ANC input source for the receive-path ANC function is selected using IN_ANC_L_SRC and ANC_L_MIC_SRC, as described in Table 4-7.

See Section 4.6 for further details of the ANC function.

Table 4-7. Input Signal Paths ANC Control

Register Address	Bit	Label	Default	Description
R17024 (0x4280) ANC_SRC	2:0	IN_ANC_L_SRC[2:0]	000	Input source for Rx ANC function 000 = No selection 001 = Input Path 1 010 = Input Path 2 All other codes are reserved
R51716 (0xCA04) ANC_L_CTRL_2	3:2	ANC_L_MIC_SRC[1:0]	01	Input channel for Rx ANC function 00 = Disabled 01 = Left channel 10 = Right channel 11 = Left + Right channels (only valid if signal path is configured for digital input)

4.2.10 PDM (DMIC) Pin Configuration

PDM operation on the IN1 and IN2 input paths is selected using IN1_MODE and IN2_MODE, as described in Table 4-3.

The CS47L63 provides integrated pull-down resistors on the IN*n*_PDMDATA pins. This provides a flexible capability for interfacing with other devices. The pull resistors can be configured independently using the bits described in Table 4-8.

Table 4-8. PDM (DMIC) Pin Control

Register Address	Bit	Label	Default	Description
R4148 (0x1034) DMIC_PAD_CTRL	5	IN2_PDMDATA_PD	0	IN2_PDMDATA pull-down control 0 = Disabled, 1 = Enabled
	4	IN1_PDMDATA_PD	0	IN1_PDMDATA pull-down control 0 = Disabled, 1 = Enabled

4.3 Digital Core

The CS47L63 digital core provides extensive mixing and processing capabilities for multiple signal paths. The configuration is highly flexible and supports virtually every conceivable input/output connection between the available processing blocks.

- The CS47L63 supports multiple signal paths through the digital core. Multichannel full-duplex sample-rate conversion is provided to allow digital audio to be routed between input (ADC/PDM) paths, output (DAC) path, and audio serial ports (ASP1–ASP2) operating at different sample rates or referenced to asynchronous clock domains.
- A Halo Core™ DSP is incorporated, capable of running a wide range of audio-enhancement functions. The DSP functions are programmable, using application-specific control sequences. The digital core also provides parametric equalization (EQ) functions, DRC, and low-/high-pass filters (LHPF).
- The CS47L63 incorporates a tone generator that can be used for beep functions through any of the audio signal paths. A white-noise generator is incorporated, to provide comfort noise in cases where silence (digital mute) is not desirable.
- Two pulse-width modulation (PWM) signal generators are provided; the PWM waveforms can be modulated by an audio source within the digital core and can be output on a GPIO pin.

An overview of the digital-core mixing and signal-processing functions is provided in Fig. 4-12. The control registers associated with the digital-core signal paths are shown in Fig. 4-13 through Fig. 4-27. The full list of digital mixer control registers (0x8080–0x907C) is provided in Section 6. Generic register field definitions are provided in Table 4-9.

The digital audio core is predominantly a 24-bit architecture, but also provides support for 32-bit signal paths. Audio samples of up to 32 bits are supported by the ASP functions. The respective signal mixers provide full support for 32-bit data words. Note that all other signal paths and signal-processing blocks within the digital core are limited to 24-bit data length; data samples are truncated to 24-bit length if they are routed through any function that does not support 32-bit data words.

Figure 4-12. Digital Core

4.3.1 Digital-Core Mixers

The CS47L63 provides an extensive digital mixing capability. The digital-core mixing and signal-processing blocks are shown in Fig. 4-12. A four-input digital mixer is associated with many of these functions, as shown. The digital mixer circuit is identical in each instance, providing up to four selectable input sources, with independent volume control on each input.

The control registers associated with the digital-core signal paths are shown in Fig. 4-13–Fig. 4-27. The full list of digital mixer control registers (0x8080–0x907C) is provided in Section 6.

Further description of the associated control registers is provided throughout Section 4.3. Generic register field definitions are provided in Table 4-9.

The digital mixer input sources are selected using the associated x_SRC*n* fields; the volume control is implemented via the associated x_VOL*n* fields.

The ASRC and ISRC input functions support selectable input sources, but do not incorporate any digital mixing. The respective input source (x_SRC*n*) fields are identical to those of the digital mixers.

The x_SRC*n* fields select the input sources for the respective mixer or signal-processing block. Note that the selected input sources must be configured for the same sample rate as the blocks to which they are connected. Sample-rate conversion functions are available to support flexible interconnectivity—see Section 4.3.12.

A status bit is associated with each configurable input source, indicating whether the signal path is enabled. If an underclocked error condition occurs, these bits can be used to indicate which signal paths have been enabled.

The generic register field definition for the digital mixers is provided in Table 4-9.

Table 4-9. Digital-Core Mixer Control Registers

Register Address	Bit	Label	Default	Description
R32896 (0x8080) to R39132 (0x907C)	15	x_STS*n*	0	[Digital Core function] input *n* status 0 = Disabled 1 = Enabled
	7:1	x_VOL*n*	0x40	[Digital Core mixer] input *n* volume. (–32 dB to +16 dB in 1 dB steps) 0x00 to 0x20 = –32 dB ... (1 dB steps) 0x50 = +16 dB 0x21 = –31 dB 0x40 = 0 dB 0x51 to 0x7F = +16 dB 0x22 = –30 dB ... (1 dB steps)
	8:0	x_SRC*n*	0x000	[Digital Core function] input *n* source select 0x000 = Silence (mute) 0x08C = LSRC2 IN Left 0x0C0 = DRC1 Left 0x004 = Tone generator 1 0x08D = LSRC2 IN Right 0x0C1 = DRC1 Right 0x005 = Tone generator 2 0x090 = LSRC3 IN Left 0x0C2 = DRC2 Left 0x00C = Noise generator 0x091 = LSRC3 IN Right 0x0C3 = DRC2 Right 0x010 = IN1L signal path 0x098 = ISRC1 INT1 0x0C8 = LHPF1 0x011 = IN1R signal path 0x099 = ISRC1 INT2 0x0C9 = LHPF2 0x012 = IN2L signal path 0x09A = ISRC1 INT3 0x0CA = LHPF3 0x013 = IN2R signal path 0x09B = ISRC1 INT4 0x0CB = LHPF4 0x020 = ASP1 RX1 0x09C = ISRC1 DEC1 0x100 = DSP1 channel 1 0x021 = ASP1 RX2 0x09D = ISRC1 DEC2 0x101 = DSP1 channel 2 0x022 = ASP1 RX3 0x09E = ISRC1 DEC3 0x102 = DSP1 channel 3 0x023 = ASP1 RX4 0x09F = ISRC1 DEC4 0x103 = DSP1 channel 4 0x024 = ASP1 RX5 0x0A0 = ISRC2 INT1 0x104 = DSP1 channel 5 0x025 = ASP1 RX6 0x0A1 = ISRC2 INT2 0x105 = DSP1 channel 6 0x026 = ASP1 RX7 0x0A4 = ISRC2 DEC1 0x106 = DSP1 channel 7 0x027 = ASP1 RX8 0x0A5 = ISRC2 DEC2 0x107 = DSP1 channel 8 0x030 = ASP2 RX1 0x0A8 = ISRC3 INT1 0x031 = ASP2 RX2 0x0A9 = ISRC3 INT2 0x032 = ASP2 RX3 0x0AC = ISRC3 DEC1 0x033 = ASP2 RX4 0x0AD = ISRC3 DEC2 0x088 = ASRC1 IN1 Left 0x0B8 = EQ1 0x089 = ASRC1 IN1 Right 0x0B9 = EQ2 0x08A = ASRC1 IN2 Left 0x0BA = EQ3 0x08B = ASRC1 IN2 Right 0x0BB = EQ4

4.3.2 Digital-Core Inputs

The digital core comprises multiple input paths, as shown in Fig. 4-13. Any of these inputs may be selected as a source to the digital mixers or signal-processing functions within the CS47L63 digital core.

Note that the outputs from other blocks within the digital core may also be selected as input to the digital mixers or signal-processing functions within the CS47L63 digital core. Those input sources, which are not shown in Fig. 4-13, are described separately throughout Section 4.3.

The hexadecimal numbers in Fig. 4-13 indicate the corresponding x_SRC*n* setting for selection of that signal as an input to another digital-core function.

The sample rate for the input signal paths is configured by using the applicable IN_RATE or ASP*n*_RATE field—see Table 4-20. Note that sample-rate conversion is required when routing the input signal paths to any signal chain that is asynchronous or configured for a different sample rate.

```
Silence (mute) (0x000)

IN1L signal path (0x010)
IN1R signal path (0x011)
IN2L signal path (0x012)
IN2R signal path (0x013)

ASP1 RX1 (0x020)
ASP1 RX2 (0x021)
ASP1 RX3 (0x022)
ASP1 RX4 (0x023)
ASP1 RX5 (0x024)
ASP1 RX6 (0x025)
ASP1 RX7 (0x026)
ASP1 RX8 (0x027)

ASP2 RX1 (0x030)
ASP2 RX2 (0x031)
ASP2 RX3 (0x032)
ASP2 RX4 (0x033)
```

Figure 4-13. Digital-Core Inputs

4.3.3 Digital-Core Output Mixers

The digital core supports two audio serial port (ASP) interfaces. The output paths associated with ASP1–ASP2 are shown in Fig. 4-14. The output paths associated with OUT1 are shown in Fig. 4-15. A four-input mixer is associated with each output. The four input sources are selectable in each case, and independent volume control is provided for each path.

The ASP1–ASP2 output mixer control fields (see Fig. 4-14) are located at addresses 0x8200 through 0x833C.The OUT1 output mixer control fields (see Fig. 4-15) are located at addresses 0x8100 through 0x810C. The full list of digital mixer control registers (0x8080–0x907C) is provided in Section 6. Generic register field definitions are provided in Table 4-9.

The x_SRCn fields select the input sources for the respective mixers. Note that the selected input sources must be configured for the same sample rate as the mixer to which they are connected. Sample-rate conversion functions are available to support flexible interconnectivity—see Section 4.3.12.

The sample rate for the output signal paths is configured using the applicable OUT_RATE or ASPn_RATE field—see Table 4-20. Note that sample-rate conversion is required when routing the output signal paths to any signal chain that is asynchronous or configured for a different sample rate.

The OUT_RATE or ASPn_RATE fields must not be changed if any of the respective x_SRCn fields is nonzero. The associated x_SRCn fields must be cleared before writing new values to OUT_RATE or ASPn_RATE. A minimum delay of 125 µs must be allowed between clearing the x_SRCn fields and writing to the associated OUT_RATE or ASPn_RATE fields. See Table 4-20 for details.

The OUT1 and ASPn output mixers provide full support for 32-bit data words—audio samples of up to 32 bits are supported by these functions. Note that other signal paths and signal-processing blocks within the digital core are limited to 24-bit data length; data samples are truncated to 24-bit length if they are routed through any function that does not support 32-bit data words.

The CS47L63 performs automatic checks to confirm that the SYSCLK frequency is high enough to support the output mixer paths. If the frequency is too low, an attempt to enable an output mixer path fails. Note that active signal paths are not affected under such circumstances.

The status bits in registers 0x8080–0x907C indicate the status of each digital mixer. If an underclocked error condition occurs, these bits can be used to indicate which mixer paths have been enabled.

Figure 4-14. Digital-Core ASP Outputs

Figure 4-15. Digital-Core OUT1 Output

4.3.4 Five-Band Parametric Equalizer (EQ)

The digital core provides four EQ processing blocks as shown in Fig. 4-16. A four-input mixer is associated with each EQ. The four input sources are selectable in each case, and independent volume control is provided for each path. Each EQ block supports one output.

The EQ provides selective control of five frequency bands as follows:

- The low-frequency band (Band 1) filter can be configured as a peak filter or as a shelving filter. If configured as a shelving filter, it provides adjustable gain below the Band 1 cut-off frequency. As a peak filter, it provides adjustable gain within a defined frequency band that is centered on the Band 1 frequency.

- The midfrequency bands (Band 2–Band 4) filters are peak filters that provide adjustable gain around the respective center frequency.

- The high-frequency band (Band 5) filter is a shelving filter that provides adjustable gain above the Band 5 cut-off frequency.

Figure 4-16. Digital-Core EQ Blocks

The EQ1–EQ4 mixer control fields (see Fig. 4-16) are located at addresses 0x8B80 through 0x8BBC.The full list of digital-mixer control registers (0x8080–0x907C) is provided in Section 6. Generic register field definitions are provided in Table 4-9.

The x_SRCn fields select the input sources for the respective EQ processing blocks. Note that the selected input sources must be configured for the same sample rate as the EQ to which they are connected. Sample-rate conversion functions are available to support flexible interconnectivity—see Section 4.3.12.

The hexadecimal numbers in Fig. 4-16 indicate the corresponding x_SRCn setting for selection of that signal as an input to another digital-core function.

The sample rate for the EQ function is configured using FX_RATE; see Table 4-20. Note that the EQ, DRC, and LHPF functions must be configured for the same sample rate. Sample-rate conversion is required when routing the EQ signal paths to any signal chain that is asynchronous or configured for a different sample rate.

The FX_RATE field must not be changed if any of the associated x_SRCn fields is nonzero. The associated x_SRCn fields must be cleared before writing a new value to FX_RATE. A minimum delay of 125 µs must be allowed between clearing the x_SRCn fields and writing to FX_RATE. See Table 4-20 for details.

The cut-off or center frequencies for the five-band EQ are set by using the coefficients held in the registers identified in Table 4-10. These coefficients are derived using tools provided in Cirrus Logic's WISCE™ evaluation-board control software; please contact your Cirrus Logic representative for details.

Table 4-10. EQ Coefficient Registers

EQ	Register Addresses
EQ1	0xA818–0xA850
EQ2	0xA85C–0xA894
EQ3	0xA8A0–0xA8D8
EQ4	0xA8E4–0xA91C

The control registers associated with the EQ functions are described in Table 4-11.

Table 4-11. EQ Enable and Gain Control

Register Address	Bit	Label	Default	Description
R43012 (0xA804) FX_STATUS	11:0	FX_STS[11:0]	0x00	LHPF, DRC, EQ Enable Status. Indicates the status of each respective signal-processing function. Each bit is coded as follows: 0 = Disabled 1 = Enabled [11] = EQ4 [7] = DRC2 (Right) [3] = LHPF4 [10] = EQ3 [6] = DRC2 (Left) [2] = LHPF3 [9] = EQ2 [5] = DRC1 (Right) [1] = LHPF2 [8] = EQ1 [4] = DRC1 (Left) [0] = LHPF1
R43016 (0xA808) EQ_CONTROL1	3	EQ4_EN	0	EQ4 Enable 0 = Disabled, 1 = Enabled
	2	EQ3_EN	0	EQ3 Enable 0 = Disabled, 1 = Enabled
	1	EQ2_EN	0	EQ2 Enable 0 = Disabled, 1 = Enabled
	0	EQ1_EN	0	EQ1 Enable 0 = Disabled, 1 = Enabled
R43020 (0xA80C) EQ_CONTROL2	3	EQ4_B1_MODE	0	EQ4 Band 1 Mode 0 = Shelving filter, 1 = Peak filter
	2	EQ3_B1_MODE	0	EQ3 Band 1 Mode 0 = Shelving filter, 1 = Peak filter
	1	EQ2_B1_MODE	0	EQ2 Band 1 Mode 0 = Shelving filter, 1 = Peak filter
	0	EQ1_B1_MODE	0	EQ1 Band 1 Mode 0 = Shelving filter 1 = Peak filter
R43024 (0xA810) EQ1_GAIN1	28:24	EQ1_B4_GAIN[4:0]	0x0C	EQ1 Band n Gain (−12 dB to +12 dB in 1 dB steps) 0x00 = −12 dB 0x0C = 0 dB 0x18 = 12 dB 0x01 = −11 dB ... (1 dB steps) All other codes are reserved ... (1 dB steps) 0x17 = 11 dB
	20:16	EQ1_B3_GAIN[4:0]	0x0C	
	12:8	EQ1_B2_GAIN[4:0]	0x0C	
	4:0	EQ1_B1_GAIN[4:0]	0x0C	
R43028 (0xA814) EQ1_GAIN2	4:0	EQ1_B5_GAIN[4:0]	0x0C	
R43032 (0xA818) to R43088 (0xA850)	—	EQ1_*	—	EQ1 Frequency Coefficients. Refer to WISCE evaluation board control software for the derivation of these field values.
R43092 (0xA854) EQ2_GAIN1	28:24	EQ2_B4_GAIN[4:0]	0x0C	EQ2 Band n Gain (−12 dB to +12 dB in 1 dB steps) 0x00 = −12 dB 0x0C = 0 dB 0x18 = 12 dB 0x01 = −11 dB ... (1 dB steps) All other codes are reserved ... (1 dB steps) 0x17 = 11 dB
	20:16	EQ2_B3_GAIN[4:0]	0x0C	
	12:8	EQ2_B2_GAIN[4:0]	0x0C	
	4:0	EQ2_B1_GAIN[4:0]	0x0C	
R43096 (0xA858) EQ2_GAIN2	4:0	EQ2_B5_GAIN[4:0]	0x0C	
R43100 (0xA85C) to R43156 (0xA89C)	—	EQ2_*	—	EQ2 Frequency Coefficients. Refer to WISCE evaluation board control software for the derivation of these field values.
R43160 (0xA898) EQ3_GAIN1	28:24	EQ3_B4_GAIN[4:0]	0x0C	EQ3 Band n Gain (−12 dB to +12 dB in 1 dB steps) 0x00 = −12 dB 0x0C = 0 dB 0x18 = 12 dB 0x01 = −11 dB ... (1 dB steps) All other codes are reserved ... (1 dB steps) 0x17 = 11 dB
	20:16	EQ3_B3_GAIN[4:0]	0x0C	
	12:8	EQ3_B2_GAIN[4:0]	0x0C	
	4:0	EQ3_B1_GAIN[4:0]	0x0C	
R43164 (0xA89C) EQ3_GAIN2	4:0	EQ3_B5_GAIN[4:0]	0x0C	
R43168 (0xA8A0) to R43224 (0xA8D8)	—	EQ3_*	—	EQ3 Frequency Coefficients. Refer to WISCE evaluation board control software for the derivation of these field values.

Table 4-11. EQ Enable and Gain Control *(Cont.)*

Register Address	Bit	Label	Default	Description
R43228 (0xA8DC) EQ4_GAIN1	28:24	EQ4_B4_GAIN[4:0]	0x0C	EQ4 Band *n* Gain (−12 dB to +12 dB in 1 dB steps)
	20:16	EQ4_B3_GAIN[4:0]	0x0C	0x00 = −12 dB 0x0C = 0 dB 0x18 = 12 dB
	12:8	EQ4_B2_GAIN[4:0]	0x0C	0x01 = −11 dB ... (1 dB steps) All other codes are
	4:0	EQ4_B1_GAIN[4:0]	0x0C	... (1 dB steps) 0x17 = 11 dB reserved
R43232 (0xA8E0) EQ4_GAIN2	4:0	EQ4_B5_GAIN[4:0]	0x0C	
R43236 (0xA8E4) to R43292 (0xA91C)	—	EQ4_*	—	EQ4 Frequency Coefficients. Refer to WISCE evaluation board control software for the derivation of these field values.

The CS47L63 automatically checks to confirm whether the SYSCLK frequency is high enough to support the commanded EQ and digital mixing functions. If an attempt is made to enable an EQ signal path, and there are insufficient SYSCLK cycles to support it, the attempt does not succeed. Note that any signal paths that are already active are not affected under such circumstances.

The FX_STS field in register 0xA804 indicates the status of each EQ, DRC, and LHPF signal path. If an underclocked error condition occurs, this field can be used to indicate which EQ, DRC, or LHPF signal paths have been enabled.

The status bits in registers 0x8080–0x907C indicate the status of each digital mixer. If an underclocked error condition occurs, these bits can be used to indicate which mixer paths have been enabled.

4.3.5   Dynamic Range Control (DRC)

The digital core provides two stereo DRC processing blocks, as shown in Fig. 4-17. A four-input mixer is associated with each DRC input channel. The input sources are selectable in each case, and independent volume control is provided for each path. The stereo DRC blocks support two outputs each.

The function of the DRC is to adjust the signal gain in conditions where the input amplitude is unknown or varies over a wide range, for example, when recording from microphones built into a handheld system or to restrict the dynamic range of an output signal path.

To improve intelligibility in the presence of loud impulsive noises, the DRC can apply compression and automatic level control to the signal path. It incorporates anticlip and quick-release features for handling transients.

The DRC also incorporates a noise-gate function that provides additional attenuation of very low-level input signals. This means that the signal path is quiet when no signal is present, giving an improvement in background noise level under these conditions.

A signal-detect function is provided within the DRC; this can be used to detect the presence of an audio signal and to trigger other events. The DRC provides inputs to the interrupt control circuit for this purpose.

Figure 4-17. Dynamic Range Control (DRC) Block

The DRC1 and DRC2 mixer control fields (see Fig. 4-17) are located at addresses 0x8C00 through 0x8C3C. The full list of digital mixer control registers (0x8080–0x907C) is provided in Section 6. Generic register field definitions are provided in Table 4-9.

The x_SRCn fields select the input sources for the respective DRC processing blocks. Note that the selected input sources must be configured for the same sample rate as the DRC to which they are connected. Sample-rate conversion functions are available to support flexible interconnectivity—see Section 4.3.12.

The hexadecimal numbers in Fig. 4-17 indicate the corresponding x_SRCn setting for selection of that signal as an input to another digital-core function.

The sample rate for the DRC function is configured using FX_RATE; see Table 4-20. Note that the EQ, DRC, and LHPF functions must all be configured for the same sample rate. Sample-rate conversion is required when routing the DRC signal paths to any signal chain that is asynchronous or configured for a different sample rate.

The FX_RATE field must not be changed if any of the associated x_SRCn fields is nonzero. The associated x_SRCn fields must be cleared before writing a new value to FX_RATE. A minimum delay of 125 µs must be allowed between clearing the x_SRCn fields and writing to FX_RATE. See Table 4-20 for details.

The DRC functions are enabled using the control bits described in Table 4-12.

Table 4-12. DRC Enable

Register Address	Bit	Label	Default	Description
R43776 (0xAB00) DRC1_CONTROL1	1	DRC1L_EN	0	DRC1 (left) enable 0 = Disabled, 1 = Enabled
	0	DRC1R_EN	0	DRC1 (right) enable 0 = Disabled, 1 = Enabled
R43796 (0xAB14) DRC2_CONTROL1	1	DRC2L_EN	0	DRC2 (left) enable 0 = Disabled, 1 = Enabled
	0	DRC2R_EN	0	DRC2 (right) enable 0 = Disabled, 1 = Enabled

The following description of the DRC is applicable to each DRC. The associated control fields are described in Table 4-14 and Table 4-15 for DRC1 and DRC2 respectively.

4.3.5.1   DRC Compression, Expansion, and Limiting

The DRC supports two different compression regions, separated by a knee at a specific input amplitude (shown as Knee 1 in Fig. 4-18). In the region above the knee, the compression slope DRCn_HI_COMP applies; in the region below the knee, the compression slope DRCn_LO_COMP applies. Note that n identifies the applicable DRC 1 or 2.

The DRC also supports a noise-gate region, where low-level input signals are heavily attenuated. This function can be enabled or disabled according to the application requirements. The DRC response in this region is defined by the expansion slope DRCn_NG_EXP.

For additional attenuation of signals in the noise-gate region, an additional knee can be defined (shown as Knee 2 in Fig. 4-18). If this knee is enabled, there is an infinitely steep drop-off in the DRC response pattern between the DRCn_LO_COMP and DRCn_NG_EXP regions.

The overall DRC compression characteristic in steady state (i.e., where the input amplitude is near constant) is shown in Fig. 4-18.

Figure 4-18. DRC Response Characteristic

The slope of the DRC response is determined by DRC*n*_HI_COMP and DRC*n*_LO_COMP. A slope of 1 indicates constant gain in this region. A slope less than 1 represents compression (i.e., a change in input amplitude produces only a smaller change in output amplitude). A slope of 0 indicates that the target output amplitude is the same across a range of input amplitudes; this is infinite compression.

If the noise gate is enabled, the DRC response in this region is determined by DRC*n*_NG_EXP. A slope of 1 indicates constant gain in this region. A slope greater than 1 represents expansion (i.e., a change in input amplitude produces a larger change in output amplitude).

If the DRC*n*_KNEE2_OP knee is enabled (Knee 2 in Fig. 4-18), this introduces the vertical line in the response pattern shown, resulting in infinitely steep attenuation at this point in the response.

The DRC parameters are listed in Table 4-13.

Table 4-13. DRC Response Parameters

Parameters	Parameter	Description
1	DRC*n*_KNEE1_IP	Input level at Knee 1 (dB)
2	DRC*n*_KNEE1_OP	Output level at Knee 1 (dB)
3	DRC*n*_HI_COMP	Compression ratio above Knee 1
4	DRC*n*_LO_COMP	Compression ratio below Knee 1
5	DRC*n*_KNEE2_IP	Input level at Knee 2 (dB)
6	DRC*n*_NG_EXP	Expansion ratio below Knee 2
7	DRC*n*_KNEE2_OP	Output level at Knee 2 (dB)

The noise gate is enabled by setting DRC*n*_NG_EN. When the noise gate is not enabled, Parameters 5–7 (see Table 4-13) are ignored, and the DRC*n*_LO_COMP slope applies to all input signal levels below Knee 1.

The DRC*n*_KNEE2_OP knee is enabled by setting DRC*n*_KNEE2_OP_EN. If this bit is not set, Parameter 7 is ignored and the Knee 2 position always coincides with the low end of the DRC*n*_LO_COMP region.

The Knee 1 point in Fig. 4-18 is determined by DRC*n*_KNEE1_IP and DRC*n*_KNEE1_OP.

Parameter Y0, the output level for a 0 dB input, is not specified directly but can be calculated from the other parameters using Eq. 4-1.

$$Y0 = DRCn\_KNEE1\_OP - (DRCn\_KNEE1\_IP \times DRCn\_HI\_COMP)$$

Equation 4-1. DRC Compression Calculation

4.3.5.2   Gain Limits

The minimum and maximum gain applied by the DRC is set by DRC*n*_MINGAIN, DRC*n*_MAXGAIN, and DRC*n*_NG_ MINGAIN. These limits can be used to alter the DRC response from that shown in Fig. 4-18. If the range between maximum and minimum gain is reduced, the extent of the dynamic range control is reduced.

The minimum gain in the compression regions of the DRC response is set by DRC*n*_MINGAIN. The minimum gain in the noise-gate region is set by DRC*n*_NG_MINGAIN. The minimum gain limit prevents excessive attenuation of the signal path.

The maximum gain limit set by DRC*n*_MAXGAIN prevents quiet signals (or silence) from being excessively amplified.

4.3.5.3   Dynamic Characteristics

The dynamic behavior determines how quickly the DRC responds to changing signal levels. Note that the DRC responds to the average (RMS) signal amplitude over a period of time.

The DRC*n*_ATK determines how quickly the DRC gain decreases when the signal amplitude is high. The DRC*n*_DCY determines how quickly the DRC gain increases when the signal amplitude is low.

These fields are described in Table 4-14 and Table 4-15. The register defaults are suitable for general-purpose microphone use.

4.3.5.4 Anticlip Control

The DRC includes an anticlip function to avoid signal clipping when the input amplitude rises very quickly. This function uses a feed-forward technique for early detection of a rising signal level. Signal clipping is avoided by dynamically increasing the gain attack rate when required.

The anticlip function is enabled using the DRC*n*_ANTICLIP bit. Note that the feed-forward processing increases the latency in the input signal path.

The anticlip feature operates entirely in the digital domain; it cannot be used to prevent signal clipping in the analog domain nor in the source signal. Analog clipping can only be prevented by reducing the analog signal gain or by adjusting the source signal.

It is recommended to disable the anticlip function if the quick-release function (see Section 4.3.5.5) is enabled.

4.3.5.5 Quick Release Control

The DRC includes a quick-release function to handle short transient peaks that are not related to the intended source signal. For example, in handheld microphone recording, transient signal peaks sometimes occur due to user handling, key presses or accidental tapping against the microphone. The quick-release function ensures that these transients do not cause the intended signal to be masked by the longer time constant of DRC*n*_DCY.

The quick-release function is enabled by setting the DRC*n*_QR bit. When this bit is enabled, the DRC measures the crest factor (peak to RMS ratio) of the input signal. A high crest factor is indicative of a transient peak that may not be related to the intended source signal. If the crest factor exceeds the level set by DRC*n*_QR_THR, the normal decay rate (DRC*n*_DCY) is ignored and a faster decay rate (DRC*n*_QR_DCY) is used instead.

It is recommended to disable the quick-release function if the anticlip function (see Section 4.3.5.4) is enabled.

4.3.5.6 Signal Activity Detect

The DRC incorporates a configurable signal-detect function, allowing the signal level at the DRC input to be monitored and to be used to trigger other events. This can be used to detect the presence of a signal on a microphone-input channel, or to detect a signal received over the audio serial ports.

The DRC signal-detect function is enabled by setting DRC*n*_SIG_DET. Note that the respective DRC*n* must also be enabled. The detection threshold is either a peak level (crest factor) or an RMS level, depending on DRC*n*_SIG_DET_MODE. When peak level is selected, the threshold is determined by DRC*n*_SIG_DET_PK, which defines the applicable crest factor (peak-to-RMS ratio) threshold. If RMS level is selected, the threshold is set using DRC*n*_SIG_DET_RMS.

The DRC signal-detect function is an input to the interrupt control circuit and can be used to trigger an interrupt event—see Section 4.11.

4.3.5.7 DRC Register Controls

The DRC1 control registers are described in Table 4-14.

Table 4-14. DRC1 Control Registers

Register Address	Bit	Label	Default	Description
R43012 (0xA804) FX_STATUS	11:0	FX_STS[11:0]	0x00	LHPF, DRC, EQ enable status. Indicates the status of each respective signal-processing function. Each bit is coded as follows: 0 = Disabled 1 = Enabled [11] = EQ4　　　　[7] = DRC2 (Right)　　　　[3] = LHPF4 [10] = EQ3　　　　[6] = DRC2 (Left)　　　　[2] = LHPF3 [9] = EQ2　　　　[5] = DRC1 (Right)　　　　[1] = LHPF2 [8] = EQ1　　　　[4] = DRC1 (Left)　　　　[0] = LHPF1

Table 4-14. DRC1 Control Registers *(Cont.)*

Register Address	Bit	Label	Default	Description		
R43780 (0xAB04) DRC1_CONTROL2	31:28	DRC1_ATK[3:0]	0100	DRC1 Gain attack rate (seconds/6 dB)		
				0000 = Reserved	0101 = 2.9 ms	1010 = 92.8 ms
				0001 = 181 µs	0110 = 5.8 ms	1011 = 185.6 ms
				0010 = 363 µs	0111 = 11.6 ms	1100 to 1111 = Reserved
				0011 = 726 µs	1000 = 23.2 ms	
				0100 = 1.45 ms	1001 = 46.4 ms	
	27:24	DRC1_DCY[3:0]	1001	DRC1 Gain decay rate (seconds/6 dB)		
				0000 = 1.45 ms	0101 = 46.5 ms	1010 = 1.49 s
				0001 = 2.9 ms	0110 = 93 ms	1011 = 2.97 s
				0010 = 5.8 ms	0111 = 186 ms	1100 to 1111 = Reserved
				0011 = 11.6 ms	1000 = 372 ms	
				0100 = 23.25 ms	1001 = 743 ms	
	20:18	DRC1_MINGAIN[2:0]	100	DRC1 Minimum gain to attenuate audio signals		
				000 = 0 dB	011 = –24 dB	11X = Reserved
				001 = –12 dB	100 = –36 dB	
				010 = –18 dB	101 = Reserved	
	17:16	DRC1_MAXGAIN[1:0]	11	DRC1 Maximum gain to boost audio signals (dB)		
				00 = 12 dB	10 = 24 dB	
				01 = 18 dB	11 = 36 dB	
	15:11	DRC1_SIG_DET_RMS[4:0]	0x00	DRC1 Signal-Detect RMS Threshold. RMS signal level for signal-detect to be indicated when DRC1_SIG_DET_MODE = 1.		
				0x00 = –30 dB	…. (1.5 dB steps)	0x1F = –76.5 dB
				0x01 = –31.5 dB	0x1E = –75 dB	
	10:9	DRC1_SIG_DET_PK[1:0]	00	DRC1 Signal-Detect Peak Threshold. This is the Peak/RMS ratio, or Crest Factor, level for signal-detect to be indicated when DRC1_SIG_DET_MODE = 0.		
				00 = 12 dB	10 = 24 dB	
				01 = 18 dB	11 = 30 dB	
	8	DRC1_NG_EN	0	DRC1 Noise-Gate Enable		
				0 = Disabled, 1 = Enabled		
	7	DRC1_SIG_DET_MODE	0	DRC1 Signal-Detect Mode		
				0 = Peak threshold mode, 1 = RMS threshold mode		
	6	DRC1_SIG_DET	0	DRC1 Signal-Detect Enable		
				0 = Disabled, 1 = Enabled		
	5	DRC1_KNEE2_OP_EN	0	DRC1 KNEE2_OP Enable		
				0 = Disabled, 1 = Enabled		
	4	DRC1_QR	1	DRC1 Quick-release Enable		
				0 = Disabled, 1 = Enabled		
	3	DRC1_ANTICLIP	1	DRC1 Anticlip Enable		
				0 = Disabled, 1 = Enabled		

Table 4-14. DRC1 Control Registers (Cont.)

Register Address	Bit	Label	Default	Description
R43784 (0xAB08) DRC1_CONTROL3	15:12	DRC1_NG_MINGAIN[3:0]	0000	DRC1 Minimum gain to attenuate audio signals when the Noise Gate is active. 0000 = –36 dB 0101 = –6 dB 1010 = 24 dB 0001 = –30 dB 0110 = 0 dB 1011 = 30 dB 0010 = –24 dB 0111 = 6 dB 1100 = 36 dB 0011 = –18 dB 1000 = 12 dB 1101 to 1111 = Reserved 0100 = –12 dB 1001 = 18 dB
	11:10	DRC1_NG_EXP[1:0]	00	DRC1 Noise-Gate slope 00 = 1 (no expansion) 10 = 4 01 = 2 11 = 8
	9:8	DRC1_QR_THR[1:0]	00	DRC1 Quick-release threshold (crest factor in dB) 00 = 12 dB 10 = 24 dB 01 = 18 dB 11 = 30 dB
	7:6	DRC1_QR_DCY[1:0]	00	DRC1 Quick-release decay rate (seconds/6 dB) 00 = 0.725 ms 10 = 5.8 ms 01 = 1.45 ms 11 = Reserved
	5:3	DRC1_HI_COMP[2:0]	011	DRC1 Compressor slope (upper region) 000 = 1 (no compression) 011 = 1/8 11X = Reserved 001 = 1/2 100 = 1/16 010 = 1/4 101 = 0
	2:0	DRC1_LO_COMP[2:0]	000	DRC1 Compressor slope (lower region) 000 = 1 (no compression) 011 = 1/8 11X = Reserved 001 = 1/2 100 = 0 010 = 1/4 101 = Reserved
R43788 (0xAB0C) DRC1_CONTROL4	28:24	DRC1_KNEE2_IP[4:0]	0x00	DRC1 Input signal level at the noise-gate threshold (Knee 2). 0x00 = –36 dB 0x02 = –39 dB 0x1E = –81 dB 0x01 = –37.5 dB … (-1.5 dB steps) 0x1F = –82.5 dB Applicable if DRC1_NG_EN = 1
	20:16	DRC1_KNEE2_OP[4:0]	0x00	DRC1 Output signal at the noise-gate threshold (Knee 2). 0x00 = –30 dB 0x02 = –33 dB 0x1E = –75 dB 0x01 = –31.5 dB … (–1.5 dB steps) 0x1F = –76.5 dB Applicable only if DRC1_KNEE2_OP_EN = 1
	13:8	DRC1_KNEE1_IP[5:0]	0x00	DRC1 Input signal level at the compressor knee (Knee 1). 0x00 = 0 dB 0x02 = –1.5 dB 0x3C = –45 dB 0x01 = –0.75 dB … (–0.75 dB steps) 0x3D–0x3F = Reserved
	4:0	DRC1_KNEE1_OP[4:0]	0x00	DRC1 Output signal at the compressor knee (Knee 1). 0x00 = 0 dB 0x02 = –1.5 dB 0x1E = –22.5 dB 0x01 = –0.75 dB … (–0.75 dB steps) 0x1F = Reserved

The DRC2 control registers are described in Table 4-15.

Table 4-15. DRC2 Control Registers

Register Address	Bit	Label	Default	Description
R43012 (0xA804) FX_STATUS	15:4	FX_STS[11:0]	0x00	LHPF, DRC, EQ Enable Status. Indicates the status of each respective signal-processing function. Each bit is coded as follows: 0 = Disabled 1 = Enabled [11] = EQ4 [7] = DRC2 (Right) [3] = LHPF4 [10] = EQ3 [6] = DRC2 (Left) [2] = LHPF3 [9] = EQ2 [5] = DRC1 (Right) [1] = LHPF2 [8] = EQ1 [4] = DRC1 (Left) [0] = LHPF1

Table 4-15. DRC2 Control Registers *(Cont.)*

Register Address	Bit	Label	Default	Description
R43800 (0xAB18) DRC2_CONTROL2	31:28	DRC2_ATK[3:0]	0100	DRC2 Gain attack rate (seconds/6 dB) 0000 = Reserved 0101 = 2.9 ms 1010 = 92.8 ms 0001 = 181 µs 0110 = 5.8 ms 1011 = 185.6 ms 0010 = 363 µs 0111 = 11.6 ms 1100 to 1111 = Reserved 0011 = 726 µs 1000 = 23.2 ms 0100 = 1.45 ms 1001 = 46.4 ms
	27:24	DRC2_DCY[3:0]	1001	DRC2 Gain decay rate (seconds/6 dB) 0000 = 1.45 ms 0101 = 46.5 ms 1010 = 1.49 s 0001 = 2.9 ms 0110 = 93 ms 1011 = 2.97 s 0010 = 5.8 ms 0111 = 186 ms 1100 to 1111 = Reserved 0011 = 11.6 ms 1000 = 372 ms 0100 = 23.25 ms 1001 = 743 ms
	20:18	DRC2_MINGAIN[2:0]	100	DRC2 Minimum gain to attenuate audio signals 000 = 0 dB 011 = −24 dB 11X = Reserved 001 = −12 dB (default) 100 = −36 dB 010 = −18 dB 101 = Reserved
	17:16	DRC2_MAXGAIN[1:0]	11	DRC2 Maximum gain to boost audio signals (dB) 00 = 12 dB 10 = 24 dB 01 = 18 dB 11 = 36 dB
	15:11	DRC2_SIG_DET_RMS[4:0]	0x00	DRC2 Signal-Detect RMS Threshold. This is the RMS signal level for signal-detect to be indicated when DRC2_SIG_DET_MODE = 1. 0x00 = −30 dB …. (1.5 dB steps) 0x1E = −75 dB 0x01 = −31.5 dB 0x1F = −76.5 dB
	10:9	DRC2_SIG_DET_PK[1:0]	00	DRC2 Signal-Detect Peak Threshold. Peak/RMS ratio, or Crest Factor, level for signal-detect to be indicated when DRC2_SIG_DET_MODE = 0. 00 = 12 dB 10 = 24 dB 01 = 18 dB 11 = 30 dB
	8	DRC2_NG_EN	0	DRC2 Noise-Gate Enable 0 = Disabled, 1 = Enabled
	7	DRC2_SIG_DET_MODE	0	DRC2 Signal-Detect Mode 0 = Peak threshold mode, 1 = RMS threshold mode
	6	DRC2_SIG_DET	0	DRC2 Signal-Detect Enable 0 = Disabled, 1 = Enabled
	5	DRC2_KNEE2_OP_EN	0	DRC2 KNEE2_OP Enable 0 = Disabled, 1 = Enabled
	4	DRC2_QR	1	DRC2 Quick-release Enable 0 = Disabled, 1 = Enabled
	3	DRC2_ANTICLIP	1	DRC2 Anticlip Enable 0 = Disabled, 1 = Enabled

Table 4-15. DRC2 Control Registers *(Cont.)*

Register Address	Bit	Label	Default	Description
R43808 (0xAB1C) DRC2_CONTROL3	15:12	DRC2_NG_ MINGAIN[3:0]	0000	DRC2 Minimum gain to attenuate audio signals when the Noise Gate is active. 0000 = –36 dB 0101 = –6 dB 1010 = 24 dB 0001 = –30 dB 0110 = 0 dB 1011 = 30 dB 0010 = –24 dB 0111 = 6 dB 1100 = 36 dB 0011 = –18 dB 1000 = 12 dB 1101 to 1111 = Reserved 0100 = –12 dB 1001 = 18 dB
	11:10	DRC2_NG_ EXP[1:0]	00	DRC2 Noise-Gate slope 00 = 1 (no expansion) 10 = 4 01 = 2 11 = 8
	9:8	DRC2_QR_ THR[1:0]	00	DRC2 Quick-release threshold (crest factor in dB) 00 = 12 dB 10 = 24 dB 01 = 18 dB 11 = 30 dB
	7:6	DRC2_QR_ DCY[1:0]	00	DRC2 Quick-release decay rate (seconds/6 dB) 00 = 0.725 ms 10 = 5.8 ms 01 = 1.45 ms 11 = Reserved
	5:3	DRC2_HI_ COMP[2:0]	011	DRC2 Compressor slope (upper region) 000 = 1 (no compression) 011 = 1/8 11X = Reserved 001 = 1/2 100 = 1/16 010 = 1/4 101 = 0
	2:0	DRC2_LO_ COMP[2:0]	000	DRC2 Compressor slope (lower region) 000 = 1 (no compression) 011 = 1/8 11X = Reserved 001 = 1/2 100 = 0 010 = 1/4 101 = Reserved
R43808 (0xAB20) DRC2_CONTROL4	28:24	DRC2_KNEE2_ IP[4:0]	0x00	DRC2 Input signal level at the noise-gate threshold (Knee 2). 0x00 = –36 dB 0x02 = –39 dB 0x1E = –81 dB 0x01 = –37.5 dB … (-1.5 dB steps) 0x1F = –82.5 dB Applicable only if DRC2_NG_EN = 1.
	20:16	DRC2_KNEE2_ OP[4:0]	0x00	DRC2 Output signal at the noise-gate threshold (Knee 2). 0x00 = –30 dB 0x02 = –33 dB 0x1E = –75 dB 0x01 = –31.5 dB … (–1.5 dB steps) 0x1F = –76.5 dB Applicable only if DRC2_KNEE2_OP_EN = 1.
	13:8	DRC2_KNEE1_ IP[5:0]	0x00	DRC2 Input signal level at the compressor knee (Knee 1). 0x00 = 0 dB 0x02 = –1.5 dB 0x3C = –45 dB 0x01 = –0.75 dB … (–0.75 dB steps) 0x3D–0x3F = Reserved
	4:0	DRC2_KNEE1_ OP[4:0]	0x00	DRC2 Output signal at the compressor knee (Knee 1). 0x00 = 0 dB 0x02 = –1.5 dB 0x1E = –22.5 dB 0x01 = –0.75 dB … (–0.75 dB steps) 0x1F = Reserved

The CS47L63 performs automatic checks to confirm that the SYSCLK frequency is high enough to support the commanded DRC and digital mixing functions. If the frequency is too low, an attempt to enable a DRC signal path fails. Note that active signal paths are not affected under such circumstances.

The FX_STS field in register 0xA804 indicates the status of each EQ, DRC, and LHPF signal path. If an underclocked error condition occurs, this field can be used to indicate which EQ, DRC, or LHPF signal paths have been enabled.

The status bits in registers 0x8080–0x907C indicate the status of each digital mixer. If an underclocked error condition occurs, these bits can be used to indicate which mixer paths have been enabled.

4.3.6   Low-/High-Pass Digital Filter (LHPF)

The digital core provides four LHPF processing blocks as shown in Fig. 4-19. A four-input mixer is associated with each filter. The four input sources are selectable in each case, and independent volume control is provided for each path. Each LHPF block supports one output.

The LHPF block can be used to remove unwanted out-of-band noise from a signal path. Each filter can be configured either as a low-pass filter (LPF) or a high-pass filter (HPF).

Figure 4-19. Digital-Core LPF/HPF Blocks

The LHPF1–LHPF4 mixer control fields (see Fig. 4-19), are located at addresses 0x8C80 through 0x8CBC.The full list of digital mixer control registers (0x8080–0x907C) is provided in Section 6. Generic register field definitions are provided in Table 4-9.

The x_SRC*n* fields select the input sources for the respective LHPF processing blocks. Note that the selected input sources must be configured for the same sample rate as the LHPF to which they are connected. Sample-rate conversion functions are available to support flexible interconnectivity—see Section 4.3.12.

The hexadecimal numbers in Fig. 4-19 indicate the corresponding x_SRC*n* setting for selection of that signal as an input to another digital-core function.

The sample rate for the LHPF function is configured using FX_RATE; see Table 4-20. Note that the EQ, DRC, and LHPF functions must all be configured for the same sample rate. Sample-rate conversion is required when routing the LHPF signal paths to any signal chain that is asynchronous or configured for a different sample rate.

The FX_RATE field must not be changed if any of the associated x_SRC*n* fields is nonzero. The associated x_SRC*n* fields must be cleared before writing a new value to FX_RATE. A minimum delay of 125 µs must be allowed between clearing the x_SRC*n* fields and writing to FX_RATE. See Table 4-20 for details.

The control registers associated with the LHPF functions are described in Table 4-16.

The cut-off frequencies for the LHPF blocks are set by using the coefficients held in registers 0xAA38, 0xAA3C, 0xAA40, and 0xAA44 for LHPF1, LHPF2, LHPF3 and LHPF4 respectively. These coefficients are derived using tools provided in Cirrus Logic's WISCE evaluation board control software; please contact your Cirrus Logic representative for details.

Table 4-16. Low-Pass Filter/High-Pass Filter

Register Address	Bit	Label	Default	Description
R43012 (0xA804) FX_STATUS	11:0	FX_STS[11:0]	0x00	LHPF, DRC, EQ Enable Status. Indicates the status of the respective signal-processing functions. Each bit is coded as follows: 0 = Disabled 1 = Enabled [11] = EQ4 [7] = DRC2 (Right) [3] = LHPF4 [10] = EQ3 [6] = DRC2 (Left) [2] = LHPF3 [9] = EQ2 [5] = DRC1 (Right) [1] = LHPF2 [8] = EQ1 [4] = DRC1 (Left) [0] = LHPF1

Table 4-16. Low-Pass Filter/High-Pass Filter *(Cont.)*

Register Address	Bit	Label	Default	Description
R43568 (0xAA30) LHPF_CONTROL1	3	LHPF4_EN	0	Low-/High-Pass Filter 4 Enable 0 = Disabled, 1 = Enabled
	2	LHPF3_EN	0	Low-/High-Pass Filter 3 Enable 0 = Disabled, 1 = Enabled
	1	LHPF2_EN	0	Low-/High-Pass Filter 2 Enable 0 = Disabled, 1 = Enabled
	0	LHPF1_EN	0	Low-/High-Pass Filter 1 Enable 0 = Disabled, 1 = Enabled
R43572 (0xAA34) LHPF_CONTROL2	3	LHPF4_MODE	0	Low-/High-Pass Filter 4 Mode 0 = Low Pass, 1 = High Pass
	2	LHPF3_MODE	0	Low-/High-Pass Filter 3 Mode 0 = Low Pass, 1 = High Pass
	1	LHPF2_MODE	0	Low-/High-Pass Filter 2 Mode 0 = Low Pass, 1 = High Pass
	0	LHPF1_MODE	0	Low-/High-Pass Filter 1 Mode 0 = Low Pass, 1 = High Pass
R43576 (0xAA38) LHPF1_COEFF	15:0	LHPF1_COEFF[15:0]	0x0000	Low-/High-Pass Filter 1 Frequency Coefficient Refer to WISCE evaluation board control software for the derivation of this field value.
R43580 (0xAA3C) LHPF2_COEFF	15:0	LHPF2_COEFF[15:0]	0x0000	Low-/High-Pass Filter 2 Frequency Coefficient Refer to WISCE evaluation board control software for the derivation of this field value.
R43584 (0xAA40) LHPF3_COEFF	15:0	LHPF3_COEFF[15:0]	0x0000	Low-/High-Pass Filter 3 Frequency Coefficient Refer to WISCE evaluation board control software for the derivation of this field value.
R43588 (0xAA44) LHPF4_COEFF	15:0	LHPF4_COEFF[15:0]	0x0000	Low-/High-Pass Filter 4 Frequency Coefficient Refer to WISCE evaluation board control software for the derivation of this field value.

The CS47L63 performs automatic checks to confirm whether the SYSCLK frequency is high enough to support the commanded LHPF and digital mixing functions. If the frequency is too low, an attempt to enable an LHPF signal path fails. Note that active signal paths are not affected under such circumstances.

The FX_STS field in register 0xA804 indicates the status of each EQ, DRC, and LHPF signal path. If an underclocked error condition occurs, this field can be used to indicate which EQ, DRC, or LHPF signal paths have been enabled.

The status bits in registers 0x8080–0x907C indicate the status of each digital mixer. If an underclocked error condition occurs, these bits can be used to indicate which mixer paths have been enabled.

4.3.7   Digital-Core DSP

The digital core provides a programmable DSP processing block as shown in Fig. 4-20. The DSP supports eight input channels. A four-input mixer is associated with each DSP input channel, providing further expansion of the input paths. The input sources are fully selectable, and independent volume controls are provided. The DSP block supports eight outputs.

The functionality of the DSP processing block is not fixed; application-specific algorithms can be implemented according to different customer requirements. The procedure for configuring the CS47L63 DSP functions is tailored to each customer's application; please contact your Cirrus Logic representative for details.

For details of the DSP firmware requirements relating to clocking, register access, and code execution, refer to Section 4.4.

Figure 4-20. Digital-Core DSP Block

The DSP1 mixer input control fields (see Fig. 4-20) are located at addresses 0x9000 through 0x907C.The full list of digital mixer control registers (0x8080–0x907C) is provided in Section 6. Generic register field definitions are provided in Table 4-9.

The x_SRCn fields select the input sources for the DSP processing block. Note that the selected input sources must be configured for the same sample rate as the DSP. Sample-rate conversion functions are available to support flexible interconnectivity—see Section 4.3.12.

The hexadecimal numbers in Fig. 4-20 indicate the corresponding x_SRCn setting for selection of that signal as an input to another digital-core function.

The sample rate for each DSP input channel is configured using DSP1_RXm_RATE. The sample rate for each DSP output channel is configured using DSP1_TXm_RATE. See Table 4-20 for a definition of these fields. Sample-rate conversion is required when routing the DSP signal paths to any signal chain that is configured for a different sample rate.

The DSP1_RXm_RATE fields must not be changed if any of the respective x_SRCn fields is nonzero. The associated x_SRCn fields must be cleared before writing new values to DSP1_RXm_RATE. A minimum delay of 125 μs must be allowed between clearing the x_SRCn fields and writing to the DSP1_RXm_RATE field. See Table 4-20 for details.

The CS47L63 performs automatic checks to confirm that the SYSCLK frequency is high enough to support the required DSP mixing functions. If the frequency is too low, an attempt to enable a DSP mixer path fails. Note that active signal paths are not affected under such circumstances.

The status bits in registers 0x8080–0x907C indicate the status of each digital mixer. If an underclocked error condition occurs, these bits can be used to indicate which mixer paths have been enabled.

4.3.8   Tone Generator

The CS47L63 incorporates a tone generator that can be used for beep functions through any of the audio signal paths. The tone generator provides two 1 kHz outputs, with configurable phase relationship, offering flexibility to create differential signals or test scenarios.

Figure 4-21. Digital-Core Tone Generator

The tone generator outputs can be selected as input to any of the digital mixers or signal-processing functions within the CS47L63 digital core. The hexadecimal numbers in Fig. 4-21 indicate the corresponding x_SRC*n* setting for selection of that signal as an input to another digital-core function.

The sample rate for the tone generator is configured using TONE_RATE. See Table 4-20. Note that sample-rate conversion is required when routing the tone generator outputs to any signal chain that is asynchronous or configured for a different sample rate.

The tone generator outputs are enabled by setting the TONE1_EN and TONE2_EN bits as described in Table 4-17. The phase relationship is configured using TONE_OFFSET.

The tone generator outputs can also provide a configurable DC signal level, for use as a test signal. The DC output is selected using the TONE*n*_OVD bits, and the DC signal amplitude is configured using the TONE*n*_LVL fields, as described in Table 4-17.

Table 4-17. Tone Generator Control

Register Address	Bit	Label	Default	Description
R45056 (0xB000) TONE_ GENERATOR1	9:8	TONE_ OFFSET[1:0]	00	Tone Generator Phase Offset. Sets the phase of Tone Generator 2 relative to Tone Generator 1 00 = 0° (in phase) 01 = 90° ahead 10 = 180° ahead 11 = 270° ahead
	5	TONE2_OVD	0	Tone Generator 2 Override 0 = Disabled (1 kHz tone output) 1 = Enabled (DC signal output) The DC signal level, when selected, is configured using TONE2_LVL[23:0]
	4	TONE1_OVD	0	Tone Generator 1 Override 0 = Disabled (1 kHz tone output) 1 = Enabled (DC signal output) The DC signal level, when selected, is configured using TONE1_LVL[23:0]
	1	TONE2_EN	0	Tone Generator 2 Enable 0 = Disabled 1 = Enabled
	0	TONE1_EN	0	Tone Generator 1 Enable 0 = Disabled 1 = Enabled
R45060 (0xB004) TONE_ GENERATOR2	23:0	TONE1_LVL[23:0]	0x10_0000	Tone Generator 1 DC output level TONE1_LVL[23:0] is coded as 2's complement—bits [23:20] contain the integer portion, bits [19:0] contain the fractional portion. The digital core 0 dBFS level corresponds to 0x10_0000 (+1) or 0xF0_0000 (–1).
R45064 (0xB008) TONE_ GENERATOR3	23:0	TONE2_LVL[23:0]	0x10_0000	Tone Generator 2 DC output level TONE2_LVL[23:0] is coded as 2's complement—bits [23:20] contain the integer portion, bits [19:0] contain the fractional portion. The digital core 0 dBFS level corresponds to 0x10_0000 (+1) or 0xF0_0000 (–1).

4.3.9 Noise Generator

The CS47L63 incorporates a white-noise generator that can be routed within the digital core. The main purpose of the noise generator is to provide comfort noise in cases where silence (digital mute) is not desirable.


Figure 4-22. Digital-Core Noise Generator

The noise generator can be selected as input to any of the digital mixers or signal-processing functions within the CS47L63 digital core. The hexadecimal number (0x00C) in Fig. 4-22 indicates the corresponding x_SRC*n* setting for selection of the noise generator as an input to another digital-core function.

The sample rate for the noise generator is configured using NOISE_GEN_RATE. See Table 4-20. Note that sample-rate conversion is required when routing the noise generator output to any signal chain that is asynchronous or configured for a different sample rate.

The noise generator is enabled by setting NOISE_GEN_EN, described in Table 4-18. The signal level is configured using NOISE_GEN_GAIN.

Table 4-18. Noise Generator Control

Register Address	Bit	Label	Default	Description
R46080 (0xB400) Comfort_Noise_ Generator	5	NOISE_GEN_EN	0	Noise Generator Enable 0 = Disabled 1 = Enabled
	4:0	NOISE_GEN_ GAIN[4:0]	0x00	Noise generator signal level 0x00 = −114 dBFS …(6 dB steps) All other codes are reserved 0x01 = −108 dBFS 0x12 = −6 dBFS 0x02 = −102 dBFS 0x13 = 0 dBFS

4.3.10 PWM Generator

The CS47L63 incorporates two PWM signal generators as shown in Fig. 4-23. The duty cycle of each PWM signal can be modulated by an audio source, or can be set to a fixed value using a control register setting.

A four-input mixer is associated with each PWM generator. The four input sources are selectable in each case, and independent volume control is provided for each path.

PWM signal generators can be output directly on a GPIO pin. See Section 4.12 to configure a GPIO pin for this function.

Note that the PWM signal generators cannot be selected as input to the digital mixers or signal-processing functions within the CS47L63 digital core.

Figure 4-23. Digital-Core PWM Generator

The PWM1 and PWM2 mixer control fields (see Fig. 4-23) are located at addresses 0x8080 through 0x809C. The full list of digital mixer control registers (0x8080–0x907C) is provided in Section 6. Generic register field definitions are provided in Table 4-9.

The x_SRC*n* fields select the input sources for the respective mixers. Note that the selected input sources must be configured for the same sample rate as the mixer to which they are connected. Sample-rate conversion functions are available to support flexible interconnectivity—see Section 4.3.12.

The PWM sample rate (cycle time) is configured using PWM_RATE. See Table 4-20. Note that sample-rate conversion is required when linking the PWM generators to any signal chain that is asynchronous or configured for a different sample rate.

The PWM_RATE field must not be changed if any of the associated x_SRC*n* fields is nonzero. The associated x_SRC*n* fields must be cleared before writing a new value to PWM_RATE. A minimum delay of 125 µs must be allowed between clearing the x_SRC*n* fields and writing to PWM_RATE. See Table 4-20 for details.

The PWM generators are enabled by setting PWM1_EN and PWM2_EN, respectively, as described in Table 4-19.

Under default conditions (PWM*n*_OVD = 0), the duty cycle of the PWM generators is controlled by an audio signal path; a 4-input mixer is associated with each PWM generator, as shown in Fig. 4-23.

When the PWM*n*_OVD bit is set, the duty cycle of the respective PWM generator is set to a fixed ratio; in this case, the duty cycle ratio is configurable using the PWM*n*_LVL fields.

The PWM generator clock frequency is selected using PWM_CLK_SEL. For best performance, the highest available setting should be used. Note that the PWM generator clock must not be set to a higher frequency than SYSCLK (if PWM_RATE < 0x8) or ASYNCCLK (if PWM_RATE ≥ 0x8).

Table 4-19. PWM Generator Control

Register Address	Bit	Label	Default	Description
R49152 (0xC000) PWM_Drive_1	10:8	PWM_CLK_SEL[2:0]	000	PWM Clock Select 000 = 6.144 MHz (5.6448 MHz) 001 = 12.288 MHz (11.2896 MHz) 010 = 24.576 MHz (22.5792 MHz) All other codes are reserved. The frequencies in brackets apply for 44.1 kHz–related sample rates only. PWM_CLK_SEL controls the resolution of the PWM generator; higher settings correspond to higher resolution. The PWM clock frequency must be less than or equal to SYSCLK (if PWM_RATE < 0x8) or ASYNCCLK (if PWM_RATE $\geq$ 0x8).
	5	PWM2_OVD	0	PWM2 Generator Override 0 = Disabled (PWM duty cycle is controlled by audio source) 1 = Enabled (PWM duty cycle is controlled by PWM2_LVL).
	4	PWM1_OVD	0	PWM1 Generator Override 0 = Disabled (PWM1 duty cycle is controlled by audio source) 1 = Enabled (PWM1 duty cycle is controlled by PWM1_LVL).
	1	PWM2_EN	0	PWM2 Generator Enable 0 = Disabled 1 = Enabled
	0	PWM1_EN	0	PWM1 Generator Enable 0 = Disabled 1 = Enabled
R49156 (0xC004) PWM_Drive_2	9:0	PWM1_LVL[9:0]	0x100	PWM1 Override Level. Sets the PWM1 duty cycle (only valid if PWM1_OVD = 1). Coded as 2's complement. 0x000 = 50% duty cycle 0x200 = 0% duty cycle
R49160 (0xC008) PWM_Drive_3	9:0	PWM2_LVL[9:0]	0x100	PWM2 Override Level. Sets the PWM2 duty cycle (only valid if PWM2_OVD = 1). Coded as 2's complement. 0x000 = 50% duty cycle 0x200 = 0% duty cycle

The CS47L63 automatically checks to confirm that the SYSCLK frequency is high enough to support the digital mixer paths. If an attempt is made to enable a PWM signal mixer path, without sufficient SYSCLK cycles to support it, the attempt fails. Note that any signal paths that are already active are not affected under such circumstances.

The status bits in registers 0x8080–0x907C indicate the status of each digital mixer. If an underclocked error condition occurs, these bits can be used to indicate which mixer paths have been enabled.

4.3.11 Sample-Rate Control

The CS47L63 supports multiple signal paths through the digital core. Multichannel full-duplex sample-rate conversion is provided to allow digital audio to be routed between interfaces operating at different sample rates and/or referenced to asynchronous clock domains.

Two independent clock domains are supported for the audio signal paths, referenced to SYSCLK and ASYNCCLK respectively, as described in Section 4.10. Every digital signal path must be synchronized either to SYSCLK or to ASYNCCLK.

Up to six different sample rates may be in use at any time on the CS47L63. Four of these sample rates must be synchronized to SYSCLK; the remaining two, where required, must be synchronized to ASYNCCLK.

Sample-rate conversion is required when routing any audio path between digital functions that are asynchronous or configured for different sample rates. The sample rate converters (see Section 4.3.12) are summarized as follows:

- The asynchronous sample-rate converter (ASRC) supports two-way stereo conversion paths between the SYSCLK and ASYNCCLK domains. The ASRC supports signal routing across asynchronous clock domains.
- There are two low-power sample-rate converters (LSRCs), providing stereo interpolation or decimation sample-rate conversion respectively. The LSRC supports signal routing between SYSCLK and ASYNCCLK domains, provided the respective clock domains are synchronized to a common clock source.
- There are three isochronous sample-rate converters (ISRCs), each supporting two-way conversion paths between sample rates on the SYSCLK domain, or between sample rates on the ASYNCCLK domain. ISRC1 provides four-channel conversion paths; ISRC2 and ISRC3 each provide two-channel conversion paths.

The sample rate of different blocks within the CS47L63 digital core are controlled as shown in Fig. 4-24. The x_RATE fields select the applicable sample rate for each respective group of digital functions.

The x_RATE fields must not be changed if any of the x_SRC*n* fields associated with the respective functions is nonzero. The associated x_SRC*n* fields must be cleared before writing new values to the x_RATE fields. A minimum delay of 125 µs must be allowed between clearing the x_SRC*n* fields and writing to the associated x_RATE fields. See Table 4-20 for details.

Figure 4-24. Digital-Core Sample-Rate Control

The input signal paths may be selected as input to the digital mixers or signal-processing functions. The sample rate for the input signal paths can either be set globally (using IN_RATE), or can be configured independently for each input channel (using the respective IN*nx*_RATE fields). The applicable mode depends on IN_RATE_MODE, as described in Table 4-3.

The ASP*n* RX inputs may be selected as input to the digital mixers or signal-processing functions. The ASP*n* TX outputs are derived from the respective output mixers. The sample rates for audio serial ports (ASP1–ASP2) are configured using the ASP*n*_RATE fields (where *n* identifies the applicable ASP 1 or 2) respectively.

The EQ, DRC, and LHPF functions can be enabled in any signal path within the digital core. The sample rate for these functions is configured using FX_RATE. Note that the EQ, DRC, and LHPF functions must all be configured for the same sample rate.

The DSP functions can be enabled in any signal path within the digital core. The DSP supports up to eight input channels and eight output channels. The sample rate of each input/output path can be configured independently, using DSP1_TX*n*_RATE and DSP1_RX*n*_RATE.

The tone generator and noise generator can be selected as input to any of the digital mixers or signal-processing functions. The sample rates for these sources are configured using the TONE_RATE and NOISE_GEN_RATE fields, respectively.

The PWM signal generators can be modulated by an audio source, derived from the associated signal mixers. The sample rate (cycle time) for the PWM signal generators is configured using PWM_RATE.

The sample-rate control registers are described in Table 4-20. Refer to the field descriptions for details of the valid selections in each case. Note that the input (ADC/PDM) signal paths must always be associated with the SYSCLK clocking domain; different sample rates may be selected concurrently for different channels, but each sample rate must be synchronized to SYSCLK.

The control registers associated with the ASRCs and ISRCs are described in Table 4-21 and Table 4-23.

Table 4-20. Digital-Core Sample-Rate Control

Register Address	Bit	Label	Default	Description
R16392 (0x4008) INPUT_RATE_CONTROL	15:11	IN_RATE[4:0]	0x00	Input Signal Paths Sample Rate (valid if IN_RATE_MODE = 0) 0x00 = SAMPLE_RATE_1 0x01 = SAMPLE_RATE_2 0x02 = SAMPLE_RATE_3 0x03 = SAMPLE_RATE_4 All other codes are reserved. The selected sample rate is valid in the range 8–192 kHz. If 384 kHz/768 kHz PDM clock rate is selected on any of the input paths (IN*n*_OSR = 01X), the input paths sample rate is valid up to 48 kHz/96 kHz respectively.
R16420 (0x4024) IN1L_CONTROL1	15:11	IN1L_RATE[4:0]	0x00	Input Path *n* (Left/Right) Sample Rate (valid if IN_RATE_MODE = 1) 0x00 = SAMPLE_RATE_1 0x01 = SAMPLE_RATE_2 0x02 = SAMPLE_RATE_3 0x03 = SAMPLE_RATE_4 All other codes are reserved. The selected sample rate is valid in the range 8–192 kHz. If 384 kHz/768 kHz PDM clock rate is selected (IN*n*_OSR = 01X), the IN*n*L/IN*n*R sample rate is valid up to 48 kHz/ 96 kHz respectively.
R16452 (0x4044) IN1R_CONTROL1	15:11	IN1R_RATE[4:0]	0x00	
R16484 (0x4064) IN2L_CONTROL1	15:11	IN2L_RATE[4:0]	0x00	
R16516 (0x4084) IN2R_CONTROL1	15:11	IN2R_RATE[4:0]	0x00	
R18444 (0x480C) OUTPUT_CONTROL1	15:11	OUT_RATE[4:0]	0x00	Output Signal Path Sample Rate 0x00 = SAMPLE_RATE_1 0x01 = SAMPLE_RATE_2 0x02 = SAMPLE_RATE_3 0x03 = SAMPLE_RATE_4 0x08 = ASYNC_SAMPLE_RATE_1 0x09 = ASYNC_SAMPLE_RATE_2 All other codes are reserved. The selected sample rate is valid in the range 8–192 kHz. All OUT1LMIX_SRC*m* fields must be cleared before changing OUT_RATE.

Table 4-20. Digital-Core Sample-Rate Control *(Cont.)*

Register Address	Bit	Label	Default	Description
R24580 (0x6004) ASP1_CONTROL1	12:8	ASP1_RATE[4:0]	0x00	ASP*n* Audio Serial Port Sample Rate 0x00 = SAMPLE_RATE_1
R24708 (0x6084) ASP2_CONTROL1	12:8	ASP2_RATE[4:0]	0x00	0x01 = SAMPLE_RATE_2 0x02 = SAMPLE_RATE_3 0x03 = SAMPLE_RATE_4 0x08 = ASYNC_SAMPLE_RATE_1 0x09 = ASYNC_SAMPLE_RATE_2 All other codes are reserved. The selected sample rate is valid in the range 8–192 kHz. All ASP*n*TX*m*_SRC*x* fields must be cleared before changing ASP*n*_RATE.
R43008 (0xA800) FX_SAMPLE_RATE	15:11	FX_RATE[4:0]	0x00	FX Sample Rate (EQ, LHPF, DRC) 0x00 = SAMPLE_RATE_1 0x01 = SAMPLE_RATE_2 0x02 = SAMPLE_RATE_3 0x03 = SAMPLE_RATE_4 0x08 = ASYNC_SAMPLE_RATE_1 0x09 = ASYNC_SAMPLE_RATE_2 All other codes are reserved. The selected sample rate is valid in the range 8–192 kHz. All EQ*n*_SRC*m*, DRC*nx*_SRC*m*, and LHPF*n*_SRC*m* fields must be cleared before changing FX_RATE.
R45056 (0xB000) TONE_GENERATOR1	15:11	TONE_RATE[4:0]	0x00	Tone Generator Sample Rate 0x00 = SAMPLE_RATE_1 0x01 = SAMPLE_RATE_2 0x02 = SAMPLE_RATE_3 0x03 = SAMPLE_RATE_4 0x08 = ASYNC_SAMPLE_RATE_1 0x09 = ASYNC_SAMPLE_RATE_2 All other codes are reserved. The selected sample rate is valid in the range 8–192 kHz.
R46080 (0xB400) Comfort_Noise_Generator	15:11	NOISE_GEN_RATE[4:0]	0x00	Noise Generator Sample Rate 0x00 = SAMPLE_RATE_1 0x01 = SAMPLE_RATE_2 0x02 = SAMPLE_RATE_3 0x03 = SAMPLE_RATE_4 0x08 = ASYNC_SAMPLE_RATE_1 0x09 = ASYNC_SAMPLE_RATE_2 All other codes are reserved. The selected sample rate is valid in the range 8–192 kHz.
R49152 (0xC000) PWM_Drive_1	15:11	PWM_RATE[4:0]	0x00	PWM Frequency (sample rate) 0x00 = SAMPLE_RATE_1 0x01 = SAMPLE_RATE_2 0x02 = SAMPLE_RATE_3 0x03 = SAMPLE_RATE_4 0x08 = ASYNC_SAMPLE_RATE_1 0x09 = ASYNC_SAMPLE_RATE_2 All other codes are reserved. The selected sample rate is valid in the range 8–192 kHz. All PWM*n*_SRC*m* fields must be cleared before changing PWM_RATE.

Register Address	Bit	Label	Default	Description
0x2B80080 DSP1_SAMPLE_RATE_RX1	4:0	DSP1_RX1_RATE[4:0]	0x00	DSP1 RX Channel *n* Sample Rate 0x00 = SAMPLE_RATE_1
0x2B80088 DSP1_SAMPLE_RATE_RX2	4:0	DSP1_RX2_RATE[4:0]	0x00	0x01 = SAMPLE_RATE_2 0x02 = SAMPLE_RATE_3
0x2B80090 DSP1_SAMPLE_RATE_RX3	4:0	DSP1_RX3_RATE[4:0]	0x00	0x03 = SAMPLE_RATE_4 0x08 = ASYNC_SAMPLE_RATE_1
0x2B80098 DSP1_SAMPLE_RATE_RX4	4:0	DSP1_RX4_RATE[4:0]	0x00	0x09 = ASYNC_SAMPLE_RATE_2 All other codes are reserved.
0x2B800A0 DSP1_SAMPLE_RATE_RX5	4:0	DSP1_RX5_RATE[4:0]	0x00	The selected sample rate is valid in the range 8–192 kHz. All DSP1RX*n*_SRC*x* fields must be cleared before changing DSP1_RX*n*_RATE.
0x2B800A8 DSP1_SAMPLE_RATE_RX6	4:0	DSP1_RX6_RATE[4:0]	0x00	
0x2B800B0 DSP1_SAMPLE_RATE_RX7	4:0	DSP1_RX7_RATE[4:0]	0x00	
0x2B800B8 DSP1_SAMPLE_RATE_RX8	4:0	DSP1_RX8_RATE[4:0]	0x00	
0x2B80280 DSP1_SAMPLE_RATE_TX1	4:0	DSP1_TX1_RATE[4:0]	0x00	DSP1 TX Channel *n* Sample Rate 0x00 = SAMPLE_RATE_1
0x2B80288 DSP1_SAMPLE_RATE_TX2	4:0	DSP1_TX2_RATE[4:0]	0x00	0x01 = SAMPLE_RATE_2 0x02 = SAMPLE_RATE_3
0x2B80290 DSP1_SAMPLE_RATE_TX3	4:0	DSP1_TX3_RATE[4:0]	0x00	0x03 = SAMPLE_RATE_4 0x08 = ASYNC_SAMPLE_RATE_1
0x2B80298 DSP1_SAMPLE_RATE_TX4	4:0	DSP1_TX4_RATE[4:0]	0x00	0x09 = ASYNC_SAMPLE_RATE_2 All other codes are reserved.
0x2B802A0 DSP1_SAMPLE_RATE_TX5	4:0	DSP1_TX5_RATE[4:0]	0x00	The selected sample rate is valid in the range 8–192 kHz.
0x2B802A8 DSP1_SAMPLE_RATE_TX6	4:0	DSP1_TX6_RATE[4:0]	0x00	
0x2B802B0 DSP1_SAMPLE_RATE_TX7	4:0	DSP1_TX7_RATE[4:0]	0x00	
0x2B802B8 DSP1_SAMPLE_RATE_TX8	4:0	DSP1_TX8_RATE[4:0]	0x00	

4.3.12 Sample-Rate Converters

The CS47L63 supports multiple signal paths through the digital core. Two independent clock domains are supported for the audio signal paths, referenced to SYSCLK and ASYNCCLK respectively, as described in Section 4.10. Every digital signal path must be synchronized either to SYSCLK or to ASYNCCLK. The sample-rate converters enable mixing and routing of signals that are of differing sample rates or referenced to different system clocks.

The CS47L63 provides sample-rate converters as follows:

- Asynchronous sample-rate converters
  — ASRC1 provides stereo, two-way signal paths between two sample rates. The respective sample rates may be referenced to the same system clock or independent system clocks. Integer and fractional conversion ratios are supported.

- Low-power sample-rate converters

    — LSRC2 provides a stereo signal path for sample-rate interpolation: the output sample rate must be higher than the input sample rate. Integer and fractional conversion ratios are supported.

    — LSRC3 provides a stereo signal path for sample-rate decimation: the output sample rate must be lower than the input sample rate. Integer and fractional conversion ratios are supported.

    — The LSRC*n* input/output sample rates may be referenced to the same system clock or independent system clocks; if the inputs/outputs are referenced to different system clocks (i.e., SYSCLK and ASYNCCLK), the respective clock domains must each be synchronized to a common clock source.

    — The LSRCs provide some of the same capability as the ASRCs and ISRCs, but offering low-power operation.

- Isochronous sample-rate converters

    — ISRC1 provides four two-way signal paths between two sample rates.

    — ISRC2–ISRC3 provide stereo, two-way signal paths between two sample rates.

    — The ISRC*n* input/output sample rates must be referenced to the same system clock (SYSCLK or ASYNCCLK). The input/output sample rates must be related by an integer ratio, or by a ratio of 1.5.

The sample-rate converters are described in Section 4.3.12.1 through Section 4.3.12.3.

4.3.12.1 Asynchronous Sample-Rate Converter (ASRC)

The ASRC provides signal paths between two sample rates, as shown in Fig. 4-25. Each of the sample rates may be referenced to the SYSCLK or ASYNCCLK domain. See Section 4.10 for details of the sample-rate control registers.

The clock domains and sample rates associated with the ASRC1 signal paths are selected using the ASRC1_RATE1 and ASRC1_RATE2 fields. The ASRC1 signal paths are enabled using ASRC1_IN*nx*_EN.

- ASRC1 IN1x paths support clock-domain/sample-rate conversion from ASRC1_RATE1 to ASRC1_RATE2.
- ASRC1 IN2x paths support clock-domain/sample-rate conversion from ASRC1_RATE2 to ASRC1_RATE1.
- ASRC1 supports sample rates from 8–192 kHz; the ratio of the selected sample rates must not exceed 6.

Note that it is possible to select two sample rates for one ASRC that are each referenced to the same clock domain. This provides flexibility to switch between synchronous and asynchronous use cases without changing the signal routing configuration of the affected audio paths.

The following restrictions must be observed when reconfiguring the ASRCs:

- The ASRC1_RATE1 field must not be changed if any of the ASRC1_IN1x_SRC1 fields is nonzero.
- The ASRC1_RATE2 field must not be changed if any of the ASRC1_IN2x_SRC1 fields is nonzero.

The associated x_SRC*n* fields must be cleared before writing new values to ASRC1_RATE*x*. A minimum delay of 125 µs must be allowed between clearing the x_SRC1 fields and writing to the associated ASRC1_RATE*x* fields. See Table 4-21 for details.

The CS47L63 performs automatic checks to confirm that the SYSCLK or ASYNCCLK frequency is high enough to support the commanded ASRC and digital mixing functions. If the frequency is too low, an attempt to enable an ASRC signal path fails. Note that active signal paths are not affected under such circumstances.

The status bits in register 0xA004 indicate the status of each ASRC signal path. If an underclocked error condition occurs, these bits indicate which ASRC signal paths have been enabled.

The status bits in registers 0x8880–0x88B0 indicate the status of each digital mixer. If an underclocked error condition occurs, these bits indicate which mixers have been enabled.

The ASRC signal paths and control registers are shown in Fig. 4-25.

Figure 4-25. Asynchronous Sample-Rate Converters (ASRCs)

The ASRC input source-select fields (see Fig. 4-25) are located at register addresses 0x8880 through 0x88B0. The full list of digital mixer control registers (0x8080–0x907C) is provided in Section 6. Generic register field definitions are provided in Table 4-9.

The x_SRC*n* fields select the input sources for the ASRC paths. Note that the selected input sources must be configured for the same sample rate as the ASRC to which they are connected.

The hexadecimal numbers in Fig. 4-25 indicate the corresponding x_SRC*n* setting for selection of that signal as an input to another digital-core function.

Synchronization (lock) between different clock domains is not instantaneous when the clocking or sample rate configurations are updated. The lock status of each ASRC path is an input to the interrupt control circuit and can be used to trigger an interrupt event—see Section 4.11.

The lock status of each ASRC path can be output directly on a GPIO pin as an external indication of ASRC lock. See Section 4.12 to configure a GPIO pin for this function.

The control fields associated with the ASRC are described in Table 4-21.

Table 4-21. Digital-Core ASRC Control

Register Address	Bit	Label	Default	Description
R40960 (0xA000) ASRC1_ENABLE	3	ASRC1_IN2L_EN	0	ASRC1 IN2 (left) enable (Left channel from ASRC1_RATE2 sample rate to ASRC1_RATE1 sample rate) 0 = Disabled, 1 = Enabled
	2	ASRC1_IN2R_EN	0	ASRC1 IN2 (right) enable (Right channel from ASRC1_RATE2 sample rate to ASRC1_RATE1 sample rate) 0 = Disabled, 1 = Enabled
	1	ASRC1_IN1L_EN	0	ASRC1 IN1 (left) enable (Left channel from ASRC1_RATE1 sample rate to ASRC1_RATE2 sample rate) 0 = Disabled, 1 = Enabled
	0	ASRC1_IN1R_EN	0	ASRC1 IN1 (right) enable (Right channel from ASRC1_RATE1 sample rate to ASRC1_RATE2 sample rate) 0 = Disabled, 1 = Enabled
R40964 (0xA004) ASRC1_STATUS	3	ASRC1_IN2L_EN_STS	0	ASRC1 IN2 (left) enable status (Left channel from ASRC1_RATE2 sample rate to ASRC1_RATE1 sample rate) 0 = Disabled, 1 = Enabled
	2	ASRC1_IN2R_EN_STS	0	ASRC1 IN2 (right) enable status (Right channel from ASRC1_RATE2 sample rate to ASRC1_RATE1 sample rate) 0 = Disabled, 1 = Enabled
	1	ASRC1_IN1L_EN_STS	0	ASRC1 IN1 (left) enable status (Left channel from ASRC1_RATE1 sample rate to ASRC1_RATE2 sample rate) 0 = Disabled, 1 = Enabled
	0	ASRC1_IN1R_EN_STS	0	ASRC1 IN1 (right) enable status (Right channel from ASRC1_RATE1 sample rate to ASRC1_RATE2 sample rate) 0 = Disabled, 1 = Enabled
R40968 (0xA008) ASRC1_CONTROL1	31:27	ASRC1_RATE2[4:0]	0x08	ASRC1 Sample Rate select for ASRC1 IN2x inputs and ASRC1 IN1x outputs 0x00 = SAMPLE_RATE_1 0x08 = ASYNC_SAMPLE_RATE_1 0x01 = SAMPLE_RATE_2 0x09 = ASYNC_SAMPLE_RATE_2 0x02 = SAMPLE_RATE_3 All other codes are reserved. 0x03 = SAMPLE_RATE_4 The selected sample rate is valid in the range 8–192 kHz. All ASRC1_IN2x_SRC1 fields must be cleared before changing ASRC1_RATE2.
	15:11	ASRC1_RATE1[4:0]	0x00	ASRC1 Sample Rate select for ASRC1 IN1x inputs and ASRC1 IN2x outputs 0x00 = SAMPLE_RATE_1 0x08 = ASYNC_SAMPLE_RATE_1 0x01 = SAMPLE_RATE_2 0x09 = ASYNC_SAMPLE_RATE_2 0x02 = SAMPLE_RATE_3 All other codes are reserved. 0x03 = SAMPLE_RATE_4 The selected sample rate is valid in the range 8–192 kHz. All ASRC1_IN1x_SRC1 fields must be cleared before changing ASRC1_RATE1.

4.3.12.2 Low-power Sample-Rate Converter (LSRC)

The LSRCs provide signal paths between two sample rates, as shown in Fig. 4-26. Each of the sample rates may be referenced to the SYSCLK or ASYNCCLK domain. See Section 4.10 for details of the sample-rate control registers.

The clock domains and sample rates associated with the LSRC2 signal paths are selected using the LSRC2_RATE1 and LSRC2_RATE2 fields. The LSRC2 signal paths are enabled using LSRC2_INx_EN.

- LSRC2 paths support clock-domain/sample-rate conversion from LSRC2_RATE1 to LSRC2_RATE2.
- LSRC2 is an interpolating function with 48 kHz output—the sample rate selected by LSRC2_RATE2 must be 48 kHz, and the sample rate selected by LSRC2_RATE1 must be 16 kHz, 24 kHz, 32 kHz, or 44.1 kHz.

The clock domains and sample rates associated with the LSRC3 signal paths are selected using the LSRC3_RATE1 and LSRC3_RATE2 fields. The LSRC3 signal paths are enabled using LSRC3_INx_EN.

- LSRC3 paths support clock-domain/sample-rate conversion from LSRC3_RATE1 to LSRC3_RATE2.
- LSRC3 is a decimating function with 48 kHz input—the sample rate selected by LSRC3_RATE1 must be 48 kHz, and the sample rate selected by LSRC3_RATE2 must be 16 kHz, 24 kHz, 32 kHz, or 44.1 kHz.

Note: If the input/output sample rates of LSRC2 or LSRC3 are referenced to different system clocks (i.e., SYSCLK and ASYNCCLK), it must be ensured that the respective clock domains are synchronized to a common clock source.

The following restrictions must be observed when reconfiguring the LSRCs:

- The LSRC2_RATE1 field must not be changed if any of the LSRC2_INx_SRC1 fields is nonzero.
- The LSRC3_RATE1 field must not be changed if any of the LSRC3_INx_SRC1 fields is nonzero.

The associated x_SRCn fields must be cleared before writing new values to LSRCn_RATEx. A minimum delay of 125 µs must be allowed between clearing the x_SRC1 fields and writing to the associated LSRCn_RATEx fields. See Table 4-22 for details.

The CS47L63 performs automatic checks to confirm that the SYSCLK or ASYNCCLK frequency is high enough to support the commanded LSRC and digital mixing functions. If the frequency is too low, an attempt to enable an LSRC signal path fails. Note that active signal paths are not affected under such circumstances.

The status bits in registers 0x88C0–0x8910 indicate the status of each digital mixer. If an underclocked error condition occurs, these bits indicate which mixers have been enabled.

The LSRC signal paths and control registers are shown in Fig. 4-26.

Figure 4-26. Low-Power Sample-Rate Converters (LSRCs)

The LSRC input source-select fields (see Fig. 4-26) are located at register addresses 0x88C0 through 0x8910.The full list of digital mixer control registers (0x8080–0x907C) is provided in Section 6. Generic register field definitions are provided in Table 4-9.

The x_SRC*n* fields select the input sources for the LSRC paths. Note that the selected input sources must be configured for the same sample rate as the LSRC to which they are connected.

The hexadecimal numbers in Fig. 4-26 indicate the corresponding x_SRC*n* setting for selection of that signal as an input to another digital-core function.

Note that, because the input and output paths of the LSRC are referenced to the same system-clock source, the synchronization (lock) between input and output of the LSRC is immediate. The lock status of each LSRC path is an input to the interrupt control circuit and can be used to trigger an interrupt event—see Section 4.11.

The lock status of each LSRC path can be output directly on a GPIO pin as an external indication of LSRC lock. See Section 4.12 to configure a GPIO pin for this function.

The control fields associated with the LSRC are described in Table 4-22.

Table 4-22. Digital-Core LSRC Control

Register Address	Bit	Label	Default	Description
R41088 (0xA080) LSRC2_ENABLE	1	LSRC2_INL_EN	0	LSRC2 IN (left) enable (Left channel from LSRC2_RATE1 sample rate to LSRC2_RATE2 sample rate) 0 = Disabled, 1 = Enabled
	0	LSRC2_INR_EN	0	LSRC2 IN (right) enable (Right channel from LSRC2_RATE1 sample rate to LSRC2_RATE2 sample rate) 0 = Disabled, 1 = Enabled
R41096 (0xA088) LSRC2_ CONTROL	31:27	LSRC2_ RATE2[4:0]	0x08	LSRC2 Sample Rate select for LSRC2 outputs 0x00 = SAMPLE_RATE_1 0x08 = ASYNC_SAMPLE_RATE_1 0x01 = SAMPLE_RATE_2 0x09 = ASYNC_SAMPLE_RATE_2 0x02 = SAMPLE_RATE_3 All other codes are reserved. 0x03 = SAMPLE_RATE_4 Valid sample rates are 48 kHz only.
	15:11	LSRC2_ RATE1[4:0]	0x08	LSRC2 Sample Rate select for LSRC2 inputs 0x00 = SAMPLE_RATE_1 0x08 = ASYNC_SAMPLE_RATE_1 0x01 = SAMPLE_RATE_2 0x09 = ASYNC_SAMPLE_RATE_2 0x02 = SAMPLE_RATE_3 All other codes are reserved. 0x03 = SAMPLE_RATE_4 Valid sample rates are 16 kHz, 24 kHz, 32 kHz, and 44.1 kHz only. All LSRC2_IN*x*_SRC1 fields must be cleared before changing LSRC2_RATE1.
R41216 (0xA0A8 LSRC3_ENABLE	1	LSRC3_INL_EN	0	LSRC3 IN (left) enable (Left channel from LSRC3_RATE1 sample rate to LSRC3_RATE2 sample rate) 0 = Disabled, 1 = Enabled
	0	LSRC3_INR_EN	0	LSRC3 IN (right) enable (Right channel from LSRC3_RATE1 sample rate to LSRC3_RATE2 sample rate) 0 = Disabled, 1 = Enabled
R41224 (0xA108) LSRC3_ CONTROL	31:27	LSRC3_ RATE2[4:0]	0x08	LSRC3 Sample Rate select for LSRC3 outputs 0x00 = SAMPLE_RATE_1 0x08 = ASYNC_SAMPLE_RATE_1 0x01 = SAMPLE_RATE_2 0x09 = ASYNC_SAMPLE_RATE_2 0x02 = SAMPLE_RATE_3 All other codes are reserved. 0x03 = SAMPLE_RATE_4 Valid sample rates are 16 kHz, 24 kHz, 32 kHz, and 44.1 kHz only.
	15:11	LSRC3_ RATE1[4:0]	0x08	LSRC3 Sample Rate select for LSRC3 inputs 0x00 = SAMPLE_RATE_1 0x08 = ASYNC_SAMPLE_RATE_1 0x01 = SAMPLE_RATE_2 0x09 = ASYNC_SAMPLE_RATE_2 0x02 = SAMPLE_RATE_3 All other codes are reserved. 0x03 = SAMPLE_RATE_4 Valid sample rates are 48 kHz only. All LSRC3_IN*x*_SRC1 fields must be cleared before changing LSRC3_RATE1.

4.3.12.3 Isochronous Sample-Rate Converter (ISRC)

The ISRCs provide sample-rate conversion between synchronized sample rates on the SYSCLK clock domain, or between synchronized sample rates on the ASYNCCLK clock domain.

There are three ISRCs on the CS47L63. ISRC1 provides four signal paths between two different sample rates; ISRC2 and ISRC3 provide two signal paths between two different sample rates, as shown in Fig. 4-27.

The sample rates associated with each ISRC can be set independently. Note that the two sample rates associated with any single ISRC must both be referenced to the same clock domain (SYSCLK or ASYNCCLK).

- If an ISRC is used on the SYSCLK domain, the associated sample rates may be selected from SAMPLE_RATE_1, SAMPLE_RATE_2, SAMPLE_RATE_3, or SAMPLE_RATE_4.
- If an ISRC is used on the ASYNCCLK domain, the associated sample rates are ASYNC_SAMPLE_RATE_1 and ASYNC_SAMPLE_RATE_2

See Section 4.10 for details of the sample-rate control registers.

Each ISRC converts between a sample rate selected by ISRCn_FSL and a sample rate selected by ISRCn_FSH, (where n identifies the applicable ISRC 1, 2, or 3). The higher of the two sample rates must be selected by ISRCn_FSH in each case.

The ISRCs support sample rates in the range 8–192 kHz. The sample-rate conversion ratio must be an integer (1–24) or equal to 1.5.

The ISRCn_FSL and ISRCn_FSH fields must not be changed if any of the respective x_SRCn fields is nonzero. The associated x_SRCn fields must be cleared before writing new values to ISRCn_FSL or ISRCn_FSH. A minimum delay of 125 µs must be allowed between clearing the x_SRCn fields and writing to the associated ISRCn_FSL or ISRCn_FSH fields. See Table 4-23 for details.

The ISRC signal paths are enabled using the ISRCn_INTm_EN and ISRCn_DECm_EN bits, as follows:

- The ISRCn interpolation paths (increasing sample rate) are enabled by setting the ISRCn_INTm_EN bits, (where m identifies the applicable channel).
- The ISRCn decimation paths (decreasing sample rate) are enabled by setting the ISRCn_DECm_EN bits.

The CS47L63 performs automatic checks to confirm that the SYSCLK or ASYNCCLK frequency is high enough to support the commanded ISRC and digital mixing functions. If the frequency is too low, an attempt to enable an ISRC signal path fails. Note that active signal paths are not affected under such circumstances.

The status bits in registers 0x8080–0x907C indicate the status of each digital mixer. If an underclocked error condition occurs, these bits can be used to indicate which mixer paths have been enabled.

The ISRC signal paths and control registers are shown in Fig. 4-27.

Figure 4-27. Isochronous Sample-Rate Converters (ISRCs)

The ISRC input control fields (see Fig. 4-27) are located at addresses 0x8980 through 0x8AD0.The full list of digital mixer control registers (0x8080–0x907C) is provided in Section 6. Generic register field definitions are provided in Table 4-9.

The x_SRC fields select the input sources for the respective ISRC processing blocks. Note that the selected input sources must be configured for the same sample rate as the ISRC to which they are connected.

The hexadecimal numbers in Fig. 4-27 indicate the corresponding x_SRC setting for selection of that signal as an input to another digital-core function.

The fields associated with the ISRCs are described in Table 4-23.

Table 4-23. Digital-Core ISRC Control

Register Address	Bit	Label	Default	Description
R41984 (0xA400) ISRC1_ CONTROL1	31:27	ISRC1_FSL[4:0]	0x00	ISRC1 Low Sample Rate (Sets the lower of the ISRC1 sample rates) 0x00 = SAMPLE_RATE_1 0x03 = SAMPLE_RATE_4 0x01 = SAMPLE_RATE_2 0x08 = ASYNC_SAMPLE_RATE_1 0x02 = SAMPLE_RATE_3 0x09 = ASYNC_SAMPLE_RATE_2 All other codes are reserved. The selected sample rate is valid in the range 8–192 kHz. The ISRC1_FSH and ISRC1_FSL fields must both select sample rates referenced to the same clock domain (SYSCLK or ASYNCCLK). All ISRC1_INTn_SRC fields must be cleared before changing ISRC1_FSL.
	15:11	ISRC1_FSH[4:0]	0x00	ISRC1 High Sample Rate (Sets the higher of the ISRC1 sample rates) 0x00 = SAMPLE_RATE_1 0x03 = SAMPLE_RATE_4 0x01 = SAMPLE_RATE_2 0x08 = ASYNC_SAMPLE_RATE_1 0x02 = SAMPLE_RATE_3 0x09 = ASYNC_SAMPLE_RATE_2 All other codes are reserved. The selected sample rate is valid in the range 8–192 kHz. The ISRC1_FSH and ISRC1_FSL fields must both select sample rates referenced to the same clock domain (SYSCLK or ASYNCCLK). All ISRC1_DECn_SRC fields must be cleared before changing ISRC1_FSH.
R41988 (0xA404) ISRC1_ CONTROL2	11	ISRC1_INT4_EN	0	ISRC1 INT4 Enable Interpolation Channel 4 path from ISRC1_FSL rate to ISRC1_FSH rate 0 = Disabled, 1 = Enabled
	10	ISRC1_INT3_EN	0	ISRC1 INT3 Enable Interpolation Channel 3 path from ISRC1_FSL rate to ISRC1_FSH rate 0 = Disabled, 1 = Enabled
	9	ISRC1_INT2_EN	0	ISRC1 INT2 Enable Interpolation Channel 2 path from ISRC1_FSL rate to ISRC1_FSH rate 0 = Disabled, 1 = Enabled
	8	ISRC1_INT1_EN	0	ISRC1 INT1 Enable Interpolation Channel 1 path from ISRC1_FSL rate to ISRC1_FSH rate 0 = Disabled, 1 = Enabled
	3	ISRC1_DEC4_EN	0	ISRC1 DEC4 Enable Decimation Channel 4 path from ISRC1_FSH rate to ISRC1_FSL rate 0 = Disabled, 1 = Enabled
	2	ISRC1_DEC3_EN	0	ISRC1 DEC3 Enable Decimation Channel 3 path from ISRC1_FSH rate to ISRC1_FSL rate 0 = Disabled, 1 = Enabled
	1	ISRC1_DEC2_EN	0	ISRC1 DEC2 Enable Decimation Channel 2 path from ISRC1_FSH rate to ISRC1_FSL rate 0 = Disabled, 1 = Enabled
	0	ISRC1_DEC1_EN	0	ISRC1 DEC1 Enable Decimation Channel 1 path from ISRC1_FSH rate to ISRC1_FSL rate 0 = Disabled, 1 = Enabled

Table 4-23. Digital-Core ISRC Control *(Cont.)*

Register Address	Bit	Label	Default	Description
R42256 (0xA510) ISRC2_ CONTROL1	31:27	ISRC2_FSH[4:0]	0x00	ISRC2 High Sample Rate (Sets the higher of the ISRC2 sample rates) 0x00 = SAMPLE_RATE_1 0x03 = SAMPLE_RATE_4 0x01 = SAMPLE_RATE_2 0x08 = ASYNC_SAMPLE_RATE_1 0x02 = SAMPLE_RATE_3 0x09 = ASYNC_SAMPLE_RATE_2 All other codes are reserved. The selected sample rate is valid in the range 8–192 kHz. The ISRC2_FSH and ISRC2_FSL fields must both select sample rates referenced to the same clock domain (SYSCLK or ASYNCCLK). All ISRC2_DEC*n*_SRC fields must be cleared before changing ISRC2_FSH.
	15:11	ISRC2_FSL[4:0]	0x00	ISRC2 Low Sample Rate (Sets the lower of the ISRC2 sample rates) 0x00 = SAMPLE_RATE_1 0x03 = SAMPLE_RATE_4 0x01 = SAMPLE_RATE_2 0x08 = ASYNC_SAMPLE_RATE_1 0x02 = SAMPLE_RATE_3 0x09 = ASYNC_SAMPLE_RATE_2 All other codes are reserved. The selected sample rate is valid in the range 8–192 kHz. The ISRC2_FSH and ISRC2_FSL fields must both select sample rates referenced to the same clock domain (SYSCLK or ASYNCCLK). All ISRC2_INT*n*_SRC fields must be cleared before changing ISRC2_FSL.
R42260 (0xA514) ISRC2_ CONTROL2	9	ISRC2_INT2_EN	0	ISRC2 INT2 Enable Interpolation Channel 2 path from ISRC2_FSL rate to ISRC2_FSH rate 0 = Disabled, 1 = Enabled
	8	ISRC2_INT1_EN	0	ISRC2 INT1 Enable Interpolation Channel 1 path from ISRC2_FSL rate to ISRC2_FSH rate 0 = Disabled, 1 = Enabled
	1	ISRC2_DEC2_EN	0	ISRC2 DEC2 Enable Decimation Channel 2 path from ISRC2_FSH rate to ISRC2_FSL rate 0 = Disabled, 1 = Enabled
	0	ISRC2_DEC1_EN	0	ISRC2 DEC1 Enable Decimation Channel 1 path from ISRC2_FSH rate to ISRC2_FSL rate 0 = Disabled, 1 = Enabled
R42528 (0xA620) ISRC3_ CONTROL1	31:27	ISRC3_FSH[4:0]	0x00	ISRC3 High Sample Rate (Sets the higher of the ISRC3 sample rates) 0x00 = SAMPLE_RATE_1 0x03 = SAMPLE_RATE_4 0x01 = SAMPLE_RATE_2 0x08 = ASYNC_SAMPLE_RATE_1 0x02 = SAMPLE_RATE_3 0x09 = ASYNC_SAMPLE_RATE_2 All other codes are reserved. The selected sample rate is valid in the range 8–192 kHz. The ISRC3_FSH and ISRC3_FSL fields must both select sample rates referenced to the same clock domain (SYSCLK or ASYNCCLK). All ISRC3_DEC*n*_SRC fields must be cleared before changing ISRC3_FSH.
	15:11	ISRC3_FSL[4:0]	0x00	ISRC3 Low Sample Rate (Sets the lower of the ISRC3 sample rates) 0x00 = SAMPLE_RATE_1 0x03 = SAMPLE_RATE_4 0x01 = SAMPLE_RATE_2 0x08 = ASYNC_SAMPLE_RATE_1 0x02 = SAMPLE_RATE_3 0x09 = ASYNC_SAMPLE_RATE_2 All other codes are reserved. The selected sample rate is valid in the range 8–192 kHz. The ISRC3_FSH and ISRC3_FSL fields must both select sample rates referenced to the same clock domain (SYSCLK or ASYNCCLK). All ISRC3_INT*n*_SRC fields must be cleared before changing ISRC3_FSL.

Table 4-23. Digital-Core ISRC Control *(Cont.)*

Register Address	Bit	Label	Default	Description
R42532 (0xA624) ISRC3_ CONTROL2	9	ISRC3_INT2_EN	0	ISRC3 INT2 Enable Interpolation Channel 2 path from ISRC3_FSL rate to ISRC3_FSH rate 0 = Disabled, 1 = Enabled
	8	ISRC3_INT1_EN	0	ISRC3 INT1 Enable Interpolation Channel 1 path from ISRC3_FSL rate to ISRC3_FSH rate 0 = Disabled, 1 = Enabled
	1	ISRC3_DEC2_EN	0	ISRC3 DEC2 Enable Decimation Channel 2 path from ISRC3_FSH rate to ISRC3_FSL rate 0 = Disabled, 1 = Enabled
	0	ISRC3_DEC1_EN	0	ISRC3 DEC1 Enable Decimation Channel 1 path from ISRC3_FSH rate to ISRC3_FSL rate 0 = Disabled, 1 = Enabled

4.4 DSP Firmware Control

The CS47L63 digital core incorporates a Halo Core DSP, capable of running a wide range of audio-enhancement functions. Different firmware configurations can be loaded onto the DSP, enabling the CS47L63 to be highly customized for specific application requirements. DSP firmware can be configured using software packages provided by Cirrus Logic, such as the SoundClear suite of audio-processing algorithms.

The DSP is designed specifically for audio applications, employing a small gate-count architecture to support an optimized mix of processing features while fulfilling a low power-consumption requirement. The instruction set is highly efficient and targeted, with a high degree of parallelism and efficient multicore integration to reduce power consumption and increase processing speed.

The DSP core incorporates two data memories supporting high-bandwidth access: parallel memory access can fetch two short (24-bit) operands per memory per cycle; simultaneous memory access enables up to four 24-bit accesses per clock cycle. Multiple data formats are supported, including basic 24-bit register and 56-bit accumulator. Native support for 48-bit double-precision calculations is also provided.

The DSP core is supported by an interrupt controller (up to 24 inputs), JTAG debugger, memory protection unit (MPU) with error-trace stack, and watchdog timer. Arbitrated multiple-access to the program and data memories is provided, with support for configurable FFT, FIR, LMS, and linear/dB-conversion accelerators. Note that different instances of the Halo Core DSP may provide different feature sets; specific details for the CS47L63 are provided in Section 4.4.1.

To use the programmable DSP, the required firmware configuration must first be loaded onto the device by writing the appropriate files to the CS47L63 register map; the firmware configuration comprises program and data memory contents. After loading the DSP firmware, the DSP functions must be enabled using the associated control fields.

Details of the DSP firmware memory registers are provided in Section 4.4.2. Note that the WISCE evaluation board control software provides support for loading the CS47L63 program and data memories. A software programming guide can be provided to assist users in developing their own software algorithms—please contact your Cirrus Logic representative for further information.

The audio signal paths to and from the DSP processing block are configured as described in Section 4.3. Note that the DSP firmware must be loaded and enabled before audio signal paths can be enabled.

4.4.1 DSP Configuration Definition

The Halo Core DSP uses an adaptable design that can be tailored to suit different target applications. Each instance of the DSP (either on a single device, or from one device to another) may offer different capabilities in terms of memory size, hardware accelerators, and other features.

The parameters defining the CS47L63 Halo Core DSP are described in Table 4-24.

Table 4-24. Halo Core DSP Definition

Description	DSP1
Start address in device register map	0x200_0000
X-memory bank size (number of 48-bit words)	4096
Y-memory bank size (number of 48-bit words)	4096
P-memory bank size (number of 40-bit words)	8192
Boot-memory bank size (number of 40-bit words)	8192
Address offset for PM (packed)	0x0180_0000
Address offset for XM (packed, 32-bit)	0x0000_0000
Address offset for YM (packed, 32-bit)	0x00C0_0000
Address offset for XM (unpacked, 24-bit)	0x0080_0000
Address offset for YM (unpacked, 24-bit)	0x0140_0000
Address offset for XM (unpacked, 32-bit)	0x0040_0000
Address offset for YM (unpacked, 32-bit)	0x0100_0000
Number of external debug triggers	0
JTAG debug ID	1
Maximum clock speed	150 MHz
Accelerator functions—dB/linear converters	Yes
LMS (least mean square) filters	5
FIR (finite impulse response) filters	8
FFT (fast Fourier transform) accelerators	Yes
MIPS profiler	Yes
Trace buffer	Yes
• Trace buffer depth	16
• Trace stack depth	16
Watchdog timer	Yes
Interrupt controller	Yes
Stream arbiter	Yes
• Number of receive channels	8
• Number of transmit channels	8
• Number of master controllers	6
• Number of interrupt generators	8
• Data width—integer part	4 bits
• Data width—fractional part	31 bits
AHB bus master	Yes
Memory protection unit	Yes
Memory controller	Yes
• Number of X-memory banks	11
• Number of Y-memory banks	6
• Number of P-memory banks	5
• Number of boot-memory banks	0

Status registers describing the Halo Core DSP are provided within the CS47L63 register map, as shown in Table 4-25. The default values of these fields are provided in Section 6.

Table 4-25. DSP Configuration Definition

Register Address	Bit	Label	Description
DSP1 base address = 0x200_0000			
base address + 0x5E_0000 DSP*n*_SYS_INFO_ID	31:0	DSP*n*_SYS_ID[31:0]	DSP identifier
base address + 0x5E_0004 DSP*n*_SYS_INFO_VERSION	31:0	DSP*n*_SYS_VERSION[31:0]	DSP version number
base address + 0x5E_0008 DSP*n*_SYS_INFO_CORE_ID	31:0	DSP*n*_SYS_CORE_ID[31:0]	DSP instance
base address + 0x5E_000C DSP*n*_SYS_INFO_AHB_ADDR	31:0	DSP*n*_SYS_AHB_BASE_ADDR[31:0]	DSP start address in the device register map

Table 4-25. DSP Configuration Definition *(Cont.)*

Register Address	Bit	Label	Description
base address + 0x5E_0010 DSP*n*_SYS_INFO_XM_SRAM_SIZE	31:0	DSP*n*_SYS_XM_SRAM_SIZE[31:0]	X-memory size (number of 24-bit words)
base address + 0x5E_0018 DSP*n*_SYS_INFO_YM_SRAM_SIZE	31:0	DSP*n*_SYS_YM_SRAM_SIZE[31:0]	Y-memory size (number of 24-bit words)
base address + 0x5E_0020 DSP*n*_SYS_INFO_PM_SRAM_SIZE	31:0	DSP*n*_SYS_PM_SRAM_SIZE[31:0]	P-memory size (number of 20-bit words) Note this includes the boot memory, if present.
base address + 0x5E_0028 DSP*n*_SYS_INFO_PM_BOOT_SIZE	31:0	DSP*n*_SYS_PM_BOOT_SIZE[31:0]	Boot-memory size (number of 20-bit words)
base address + 0x5E_002C DSP*n*_SYS_INFO_FEATURES	31	DSP*n*_SYS_SELF_BOOT	1 = DSP supports self-boot on release from reset
	13	DSP*n*_SYS_DB_RAND_EXISTS	1 = DSP provides dB/linear conversion
	12	DSP*n*_SYS_LMS_EXISTS	1 = DSP provides LMS filters
	11	DSP*n*_SYS_FIR_EXISTS	1 = DSP provides FIR filters
	10	DSP*n*_SYS_FFT_EXISTS	1 = DSP provides FFT accelerator
	9	DSP*n*_SYS_MIPS_EXISTS	1 = DSP provides MIPS profiler
	8	DSP*n*_SYS_TRB_EXISTS	1 = DSP provides trace buffer
	7	DSP*n*_SYS_WDT_EXISTS	1 = DSP provides watchdog timer
	5	DSP*n*_SYS_STREAM_ARB_EXISTS	1 = DSP provides stream arbiter control
	4	DSP*n*_SYS_AHBM_EXISTS	1 = DSP provides AHB bus master
	3	DSP*n*_SYS_MPU_EXISTS	1 = DSP provides MPU function
base address + 0x5E_0030 DSP*n*_SYS_INFO_FIR_FILTERS	5:0	DSP*n*_SYS_NUM_FIR_FILTERS[5:0]	Number of FIR filters
base address + 0x5E_0034 DSP*n*_SYS_INFO_LMS_FILTERS	5:0	DSP*n*_SYS_NUM_LMS_FILTERS[5:0]	Number of LMS filters
base address + 0x5E_0038 DSP*n*_SYS_INFO_XM_BANK_SIZE	31:0	DSP*n*_SYS_XM_BANK_SIZE[31:0]	X-memory bank size (number of 24-bit words)
base address + 0x5E_003C DSP*n*_SYS_INFO_YM_BANK_SIZE	31:0	DSP*n*_SYS_YM_BANK_SIZE[31:0]	Y-memory bank size (number of 24-bit words)
base address + 0x5E_0040 DSP*n*_SYS_INFO_PM_BANK_SIZE	31:0	DSP*n*_SYS_PM_BANK_SIZE[31:0]	P-memory bank size (number of 20-bit words)

4.4.2 DSP Firmware Memory and Register Mapping

The DSP firmware memory comprises program memory (P-memory) and two regions of data memory (X-memory and Y-memory). Each memory (X, Y, or P) is arranged as a number of banks; the size of each is defined by the bank size and the number or banks as shown in Table 4-24. The banked configuration enables each memory to support multiple simultaneous read/write accesses.

The program memory is formatted as 40-bit words. Most of the processor functionality uses 20-bit instructions, but some make use of the 40-bit width. Referenced to the CS47L63 register map, blocks of four 40-bit words are packed into five 32-bit registers.

The data memory is formatted as 24-bit words. Each of the data memories is mapped to three different locations of the CS47L63 register map, with a different packing layout used in each case; this provides flexibility to access the data memory in different ways according to the specific task that is being performed. Note that the three sections all represent the same data—data that is written to one section can be read back either at the same address or at the corresponding address within either of the other sections.

- In the packed data-memory, blocks of four 24-bit words are packed into three 32-bit registers. This tightly-packed layout does not include any padding bits; it provides efficient access to the data memory, ideal for transfer of large volumes of audio data.
- In the unpacked 24-bit memory, each 24-bit data word occupies one 32-bit register; the MSBs of each register are unused. This layout is ideal for read/write access to individual 24-bit words.
- In the unpacked 32-bit memory, 32-bit data is supported in 32-bit registers. Each 32-bit data word uses the space of two 24-bit words in the DSP memory. This provides support for 32-bit data within the 24-bit X- or Y-memory regions. Note that the usable capacity of the data memory is reduced in this format, as some bits are not used.

The CS47L63 program- and data-register memory space is described in Table 4-26. The full register map listing is provided in Section 6.

Table 4-26. DSP Program, Data, and Coefficient Registers

DSP Number	Description		Register Address	Number of Registers	DSP Memory Size
DSP1	Program memory		0x380_0000–0x383_1FFC	51200	40k x 40-bit words
	X-memory	Packed	0x200_0000–0x204_1FFC	67584	88k x 24-bit words
		Unpacked-32	0x240_0000–0x242_BFFC	45056	44k x 32-bit words
		Unpacked-24	0x280_0000–0x285_7FFC	90112	88k x 24-bit words
	Y-memory	Packed	0x2C0_0000–0x2C2_3FFC	36864	48k x 24-bit words
		Unpacked-32	0x300_0000–0x301_7FFC	24576	24k x 32-bit words
		Unpacked-24	0x340_0000–0x342_FFFC	49152	48k x 24-bit words

The DSP firmware memory is configured by writing to the registers referenced in Table 4-26. Note that clocking is not required for access to the firmware registers by the host processor.

4.4.3 DSP Firmware Control

The configuration and control of the DSP firmware is described in the following subsections.

4.4.3.1 DSP Memory

The DSP firmware memory comprises program memory (P-memory) and data memory (X-memory and Y-memory) as described in Section 4.4.2. Each memory (X, Y, or P) is arranged as a number of banks; the banked configuration enables each memory to support multiple simultaneous read/write accesses.

Each bank of memory can be individually enabled or disabled; the power consumption of the firmware memory can be optimized by enabling only the banks that are required for a particular application.

The DSP firmware memory is controlled using the x_EXT_N_*n* fields described in Table 4-27. Separate controls are provided for odd-numbered and even-numbered words within each memory region.

Notes: The memory is not actively cleared in the disabled state—some contents of the memory may persist in the disabled state, but the integrity of the memory contents is not assured.

The DSP memory-control fields are not affected by software reset; these bits remain in their previous state under software-reset conditions. The DSP firmware memory contents are maintained through software reset, provided the respective memory bank is enabled.

The DSP1 memory-control fields are defined in Table 4-27.

Table 4-27. DSP Memory Control Registers

Register Address	Bit	Label	Default	Description
R94224 (0x17010) DSP1_XM_SRAM_IBUS_SETUP_1 to	1	DSP1_XM_SRAM_IBUS_E_EXT_N_*n*	0	X-memory even-address Bank *n* enable 0 = Disabled 1 = Enabled
R94264 (0x17038) DSP1_XM_SRAM_IBUS_SETUP_11	0	DSP1_XM_SRAM_IBUS_O_EXT_N_*n*	0	X-memory odd-address Bank *n* enable 0 = Disabled 1 = Enabled

Table 4-27. DSP Memory Control Registers *(Cont.)*

Register Address	Bit	Label	Default	Description
R94272 (0x17040) DSP1_YM_SRAM_IBUS_SETUP_1 to	1	DSP1_YM_SRAM_IBUS_E_EXT_N_n	0	Y-memory even-address Bank n enable 0 = Disabled 1 = Enabled
R94292 (0x17054) DSP1_YM_SRAM_IBUS_SETUP_6	0	DSP1_YM_SRAM_IBUS_O_EXT_N_n	0	Y-memory odd-address Bank n enable 0 = Disabled 1 = Enabled
R94300 (0x1705C) DSP1_PM_SRAM_IBUS_SETUP_1 to	1	DSP1_PM_SRAM_IBUS_E_EXT_N_n	0	P-memory even-address Bank n enable 0 = Disabled 1 = Enabled
R94316 (0x1706C) DSP1_PM_SRAM_IBUS_SETUP_5	0	DSP1_PM_SRAM_IBUS_O_EXT_N_n	0	P-memory odd-address Bank n enable 0 = Disabled 1 = Enabled

The firmware memory contents are maintained through software reset. The DSP firmware memory contents are not retained under power-on-reset or hardware-reset conditions.

Note that the DSP firmware memory is not actively cleared under power-on-reset or hardware-reset conditions; some contents of the memory may persist through these events, but the integrity of the memory is not assured.

See Section 4.16 for details of the CS47L63 reset functions.

4.4.3.2 DSP Clocking

A clock signal is required when executing software on the DSP core, or if any of the stream-arbiter master controllers is enabled. (Note that clocking is not required for access to the firmware registers by the host processor.)

The clock source for the DSP is derived from DSPCLK. See Section 4.10 for details of how to configure DSPCLK. The DSP clock is enabled using DSP_CLK_EN (see Table 4-48). Note that the internal clock signals within the DSP are enabled and disabled automatically, as required by the DSP-core and stream-arbiter status.

The DSP clock frequency is selected using DSP1_CLK_FREQ_SEL. Note that the clock frequency must be less than or equal to the DSPCLK frequency.

The DSP1_CLK_FREQ_STS field indicates the clock frequency for the DSP core. This can be used to confirm the clock frequency—for example, in cases where code execution has a minimum clock-frequency requirement. Note that DSP1_CLK_FREQ_STS is only valid while the core is running code; typical usage of this field would be for the DSP core to read the clock status and to take action as applicable, in particular, if the available clock does not meet the application requirements.

Note that, depending on the DSPCLK frequency and the available dividers, the DSP1 clock frequency may differ from the selected frequency. In most cases, the DSP1 clock frequency equals or exceeds the requested frequency. A lower frequency is implemented if limited by either the DSPCLK frequency or the maximum DSP1 clocking frequency.

The DSPCLK configuration provides input to the interrupt control circuit and can be used to trigger an interrupt event if the DSP1 clock frequency is less than the requested frequency—see Section 4.11.

4.4.3.3 DSP Core Control

To enable firmware execution on the DSP block, the DSP must be enabled by setting DSP1_CCM_CORE_EN. Note that the DSP firmware should be loaded, and the clocks configured, before the DSP is enabled. The DSP1_CCM_CORE_EN bit must remain set while the program is running—including during the wait state.

The DSP core is held in its reset state if DSP1_CCM_CORE_EN = 0. The DSP core is also reset by writing 1 to DSP1_CCM_CORE_RESET. Following a reset, the DSP commences code execution starting at the base address of the DSP program memory.

Note: The DSP core is disabled by clearing DSP1_CCM_CORE_EN. After disabling the DSP core, it is recommended to reset the entire DSP subsystem using DSP1_CORE_SOFT_RESET as described in Section 4.4.3.4.

4.4.3.4 DSP Subsystem Control

The DSP subsystem (including the core, stream-arbiter controllers, NMI configuration, watchdog timer, and DSP clock-frequency configuration) is reset by writing 1 to DSP1_CORE_SOFT_RESET.

The stream-arbiter controllers are resynchronized by writing 1 to DSP1_STREAM_ARB_RESYNC. This can be used to synchronize two or more controllers. The DSP1_STREAM_ARB_RESYNC_MSK field selects which controllers are affected by the resynchronize action.

Note that the DSP watchdog circuit uses the 32 kHz clock, which must be enabled whenever the DSP watchdog is used—see Section 4.10.4.

4.4.3.5 DSP Control Registers

The DSP clocking, code-execution, and watchdog control registers are described in Table 4-28.

The audio signal paths connecting to/from the DSP processing block are configured as described in Section 4.3. Note that the DSP firmware must be loaded and enabled before audio signal paths can be enabled.

Table 4-28. DSP Control Registers

Register Address	Bit	Label	Default	Description
DSP1 base address = 0x200_0000				
base address + 0xB8_0000 DSP*n*_CLOCK_FREQ	15:0	DSP*n*_CLK_FREQ_SEL[15:0]		DSP clock frequency select Coded as LSB = 1/64 MHz. The DSP clock must be less than or equal to the DSPCLK frequency. The DSP clock is generated by division of DSPCLK, and may differ from the selected frequency. The DSP clock frequency can be read from DSP*n*_CLK_FREQ_STS.
base address + 0xB8_0008 DSP*n*_CLOCK_STATUS	15:0	DSP*n*_CLK_FREQ_STS[15:0]		DSP clock frequency (read only). Only valid if the DSP core is enabled. Coded as LSB = 1/64 MHz.
base address + 0xB8_0010 DSP*n*_CORE_SOFT_RESET	0	DSP*n*_CORE_SOFT_RESET		Write 1 to reset the DSP subsystem, including the core, stream arbiters, NMI, watchdog timer, and DSP clock-frequency selection.
base address + 0xB8_0050 DSP*n*_STREAM_ARB_ CONTROL	0	DSP*n*_STREAM_ARB_RESYNC		Write 1 to reset the stream arbiter controllers. Only affects the controllers that are unmasked in DSP*n*_ STREAM_ARB_RESYNC_MSK.
base address + 0xBC_1000 DSP*n*_CCM_CORE_CONTROL	9	DSP*n*_CCM_CORE_RESET		Write 1 to reset the DSP core.
	0	DSP*n*_CCM_CORE_EN		DSP enable. Controls the DSP firmware execution. 0 = Disabled 1 = Enabled
base address + 0xBC_5A00 DSP*n*_STREAM_ARB_ RESYNC_MSK1	7:0	DSP*n*_STREAM_ARB_RESYNC_ MSK[7:0]		Selects which stream-arbiter masters are reset by DSP*n*_STREAM_ARB_RESYNC. For each master, setting the respective bit enables that master to be reset.

4.4.4 DSP Interrupts

The Halo Core DSP incorporates a comprehensive interrupt controller, supporting a flexible capability to take input from many different events and status indications, and to adapt the program flow according to different priority levels assigned to each event. A high-priority non-maskable interrupt (NMI) is provided in case of a serious failure mode requiring a reset of the DSP.

The DSP also provides input to the device-level interrupt controller. The DSP-derived inputs to the CS47L63 interrupt controller include DSP error indications and general-purpose interrupt signals under control of the DSP firmware.

The following events are supported as inputs to the CS47L63 interrupt controller:

- Memory protection error
- Watchdog timeout
- Memory controller error

- AHB system error
- AHB packing error
- NMI error
- General-purpose IRQ 0–3
- Trace buffer stack error
- MIPS profile 1 done
- MIPS profile 0 done

See Section 4.11 for further details of the CS47L63 interrupt controller.

4.5 DSP Peripheral Control

The CS47L63 incorporates a suite of DSP peripheral functions that can be integrated together to provide an enhanced capability for DSP applications. Two general-purpose timers are incorporated; these can be used as input to the alarm-generator circuits, enabling time-dependent interrupt events to be generated. Maskable GPIO provides an efficient mechanism for the Halo Core DSP to access the required input and output signals.

The DSP peripherals are designed to provide a comprehensive DSP capability, operating with a high degree of autonomy from the host processor.

4.5.1 Alarm Generator

The CS47L63 alarm-generator circuit is associated with the general-purpose timers. It can be used to generate interrupt events according to the count value of the timer. The alarm interrupts can be either one-off events, or can be configured for cyclic (repeated) triggers. One alarm generator is provided, supporting up to four outputs.

4.5.1.1 Alarm Control

An alarm is enabled by writing 1 to the ALM1_CH*x*_START bit (where *x* identifies the channel number, 1–4). An alarm is disabled by writing 1 to ALM1_CH*x*_STOP.

The alarm status is indicated using ALM1_CH*x*_STS. Note that this indicates the status of the alarm-generator function only—it does not provide indication of an alarm event.

The timer (and time-stamp source) associated with each alarm generator is selected using ALM1_TIMER_SRC. Note that all ALM1 channels must be stopped (ALM1_CH*x*_STS = 0) when updating the timer source. See Section 4.5.2 for details of the general-purpose timers.

The operating mode of each alarm channel is configured using ALM1_CH*x*_TRIG_MODE. In each case, the alarm events are controlled by the alarm-trigger value, ALM1_CH*x*_TRIG_VAL.

- In Absolute Mode, the alarm output is triggered when the timer count value is equal to the alarm trigger value.
- In Relative Mode, the alarm output is triggered when the timer count value has incremented by a number equal to the alarm trigger value—this mode counts the number of clock cycles after the ALM1_CH*x*_START bit is written.
- In Combination Mode, the alarm output is initially triggered as described for the Absolute Mode; the alarm then operates as described for the Relative Mode.

When the alarm output is triggered, an output-signal pulse is asserted for the respective alarm; the duration of the output-signal pulse is configured using ALM1_CH*x*_PULSE_DUR. The output signal can be used to trigger an interrupt event or to generate an external signal via a GPIO pin, as described in Section 4.5.1.2.

Note: In order to trigger an interrupt event or generate a GPIO output from the alarm, the pulse duration must be set to a nonzero value.

The ALM1_CH*x*_CONT bit configures the alarm channel for once-only event or for continuous/repeated operation.

If an alarm channel is enabled and an update is written to ALM1_CH*x*_TRIG_VAL or ALM1_CH*x*_PULSE_DUR, the new value is loaded into the respective control register, but does not reconfigure the alarm immediately. If the ALM1_CH*x*_UPD bit is set, the alarm-trigger and pulse-duration values are updated when the alarm is next triggered. The alarm-trigger and pulse-duration settings can also be updated by writing 1 to ALM1_CH*x*_START.

Note that, if an alarm channel is enabled, the general-purpose timer associated with that alarm must be configured for continuous, count-up operation. The applicable TIMER*n*_MAX_COUNT value must be greater than the ALM1_CH*x*_TRIG_VAL setting.

4.5.1.2 Interrupts and GPIO Output

The alarm generator provides input to the interrupt control circuit and can be used to trigger an interrupt event when the alarm-trigger conditions are met. An interrupt event is triggered on the rising edge of the alarm output signal. See Section 4.11 for details of the CS47L63 interrupt controller.

The alarm can generate an output via a GPIO pin to provide an external indication of the alarm events. When the alarm output is triggered, the respective GPIO output is asserted for a duration that is configured using ALM1_CH*x*_PULSE_DUR. See Section 4.12 to configure a GPIO pin for this function.

4.5.1.3 Alarm Control Registers

The alarm control registers are described in Table 4-29.

Table 4-29. Alarm (ALM*n*) Control

Register Address	Bit	Label	Default	Description
Alarm 1 Base Address = R1130496 (0x114000)				
base address ALM*n*_TIMER	0	ALM*n*_TIMER_SRC	0	Alarm block ALM*n* timer source select 0 = Timer 1 1 = Timer 2 All ALM*n* channels must be disabled when updating this register.
base address + 0x20 ALM*n*_CONFIG1	4	ALM*n*_CH1_CONT	0	Channel 1 continuous mode select 0 = Single mode 1 = Continuous mode Channel 1 must be disabled (ALM*n*_CH1_STS = 0) when updating this field.
	1:0	ALM*n*_CH1_TRIG_MODE[1:0]	00	Channel 1 trigger mode select 00 = Absolute Mode: Alarm is triggered when the count value of the timer source is equal to ALM*n*_CH1_TRIG_VAL. 01 = Relative Mode: Alarm is triggered when the count value has incremented by a number equal to ALM*n*_CH1_TRIG_VAL. 10 = Combination Mode: Alarm is initially triggered as described for Absolute Mode; the alarm then operates as described for Relative Mode. 11 = Reserved Channel 1 must be disabled (ALM*n*_CH1_STS = 0) when updating this field.
base address + 0x24 ALM*n*_CTRL1	15	ALM*n*_CH1_UPD	0	Channel 1 update control—Write 1 to indicate a new trigger value or pulse duration is ready to be applied. If Channel 1 is enabled and ALM*n*_CH1_UPD is set, the ALM*n*_CH1_TRIG_VAL and ALM*n*_CH1_PULSE_DUR settings are updated when the alarm is next triggered or by writing 1 to ALM*n*_CH1_START. If Channel 1 is disabled, the ALM*n*_CH1_UPD bit has no effect, and the ALM*n*_CH1_TRIG_VAL and ALM*n*_CH1_PULSE_DUR settings are updated immediately when writing to the respective fields.
	4	ALM*n*_CH1_STOP	—	Channel 1 stop control—Write 1 to disable Channel 1
	0	ALM*n*_CH1_START	—	Channel 1 start control—Write 1 to enable or restart Channel 1
base address + 0x28 ALM*n*_TRIG_VAL1	31:0	ALM*n*_CH1_TRIG_VAL[31:0]	0x0000_0000	Channel 1 alarm trigger value **Note:** Must be set to 0x3 or higher if Channel 1 is enabled

Table 4-29. Alarm (ALM*n*) Control *(Cont.)*

Register Address	Bit	Label	Default	Description
base address + 0x2C ALM*n*_PULSE_DUR1	31:0	ALM*n*_CH1_PULSE_DUR[31:0]	0x0000_0000	Channel 1 alarm output pulse duration Configures the duration of the GPIO alarm output indication. The pulse duration is referenced to the count rate of the selected timer source. **Note:** To trigger an interrupt or generate a GPIO output from the alarm, the pulse duration must be set to a nonzero value.
base address + 0x30 ALM*n*_STATUS1	0	ALM*n*_CH1_STS	0	Channel 1 status 0 = Disabled 1 = Enabled
base address + 0x40 ALM*n*_CONFIG2	4	ALM*n*_CH2_CONT	0	Channel 2 continuous mode select 0 = Single mode 1 = Continuous mode Channel 2 must be disabled (ALM*n*_CH2_STS = 0) when updating this field.
	1:0	ALM*n*_CH2_TRIG_MODE[1:0]	00	Channel 2 trigger mode select 00 = Absolute Mode: Alarm is triggered when the count value of the timer source is equal to ALM*n*_CH2_TRIG_VAL. 01 = Relative Mode: Alarm is triggered when the count value has incremented by a number equal to ALM*n*_CH2_TRIG_VAL. 10 = Combination Mode: Alarm is initially triggered as described for Absolute Mode; the alarm then operates as described for Relative Mode. 11 = Reserved Channel 2 must be disabled (ALM*n*_CH2_STS = 0) when updating this field.
base address + 0x44 ALM*n*_CTRL2	15	ALM*n*_CH2_UPD	0	Channel 2 update control—Write 1 to indicate a new trigger value or pulse duration is ready to be applied. If Channel 2 is enabled and ALM*n*_CH2_UPD is set, the ALM*n*_CH2_TRIG_VAL and ALM*n*_CH2_PULSE_DUR settings are updated when the alarm is next triggered or by writing 1 to ALM*n*_CH2_START. If Channel 2 is disabled, the ALM*n*_CH2_UPD bit has no effect, and the ALM*n*_CH2_TRIG_VAL and ALM*n*_CH2_PULSE_DUR settings are updated immediately when writing to the respective fields.
	4	ALM*n*_CH2_STOP	—	Channel 2 stop control—Write 1 to disable Channel 2
	0	ALM*n*_CH2_START	—	Channel 2 start control—Write 1 to enable or restart Channel 2
base address + 0x48 ALM*n*_TRIG_VAL2	31:0	ALM*n*_CH2_TRIG_VAL[31:0]	0x0000_0000	Channel 2 alarm trigger value **Note:** Must be set to 0x3 or higher if Channel 2 is enabled
base address + 0x4C ALM*n*_PULSE_DUR2	31:0	ALM*n*_CH2_PULSE_DUR[31:0]	0x0000_0000	Channel 2 alarm output pulse duration Configures the duration of the GPIO alarm output indication. The pulse duration is referenced to the count rate of the selected timer source. **Note:** To trigger an interrupt or generate a GPIO output from the alarm, the pulse duration must be set to a nonzero value.
base address + 0x50 ALM*n*_STATUS2	0	ALM*n*_CH2_STS	0	Channel 2 status 0 = Disabled 1 = Enabled
base address + 0x60 ALM*n*_CONFIG3	4	ALM*n*_CH3_CONT	0	Channel 3 continuous mode select 0 = Single mode 1 = Continuous mode Channel 3 must be disabled (ALM*n*_CH3_STS = 0) when updating this field.
	1:0	ALM*n*_CH3_TRIG_MODE[1:0]	00	Channel 3 trigger mode select 00 = Absolute Mode: Alarm is triggered when the count value of the timer source is equal to ALM*n*_CH3_TRIG_VAL. 01 = Relative Mode: Alarm is triggered when the count value has incremented by a number equal to ALM*n*_CH3_TRIG_VAL. 10 = Combination Mode: Alarm is initially triggered as described for Absolute Mode; the alarm then operates as described for Relative Mode. 11 = Reserved Channel 3 must be disabled (ALM*n*_CH3_STS = 0) when updating this field.

Table 4-29. Alarm (ALM*n*) Control *(Cont.)*

Register Address	Bit	Label	Default	Description
base address + 0x64 ALM*n*_CTRL3	15	ALM*n*_CH3_UPD	0	Channel 3 update control—Write 1 to indicate a new trigger value or pulse duration is ready to be applied. If Channel 3 is enabled and ALM*n*_CH3_UPD is set, the ALM*n*_CH3_TRIG_VAL and ALM*n*_CH3_PULSE_DUR settings are updated when the alarm is next triggered or by writing 1 to ALM*n*_CH3_START. If Channel 3 is disabled, the ALM*n*_CH3_UPD bit has no effect, and the ALM*n*_CH3_TRIG_VAL and ALM*n*_CH3_PULSE_DUR settings are updated immediately when writing to the respective fields.
	4	ALM*n*_CH3_STOP	—	Channel 3 stop control—Write 1 to disable Channel 3
	0	ALM*n*_CH3_START	—	Channel 3 start control—Write 1 to enable or restart Channel 3
base address + 0x68 ALM*n*_TRIG_VAL3	31:0	ALM*n*_CH3_TRIG_VAL[31:0]	0x0000_0000	Channel 3 alarm trigger value **Note:** Must be set to 0x3 or higher if Channel 3 is enabled
base address + 0x6C ALM*n*_PULSE_DUR3	31:0	ALM*n*_CH3_PULSE_DUR[31:0]	0x0000_0000	Channel 3 alarm output pulse duration Configures the duration of the GPIO alarm output indication. The pulse duration is referenced to the count rate of the selected timer source. **Note:** To trigger an interrupt or generate a GPIO output from the alarm, the pulse duration must be set to a nonzero value.
base address + 0x70 ALM*n*_STATUS3	0	ALM*n*_CH3_STS	0	Channel 3 status 0 = Disabled 1 = Enabled
base address + 0x80 ALM*n*_CONFIG4	4	ALM*n*_CH4_CONT	0	Channel 4 continuous mode select 0 = Single mode 1 = Continuous mode Channel 4 must be disabled (ALM*n*_CH4_STS = 0) when updating this field.
	1:0	ALM*n*_CH4_TRIG_MODE[1:0]	00	Channel 4 trigger mode select 00 = Absolute Mode: Alarm is triggered when the count value of the timer source is equal to ALM*n*_CH4_TRIG_VAL. 01 = Relative Mode: Alarm is triggered when the count value has incremented by a number equal to ALM*n*_CH4_TRIG_VAL. 10 = Combination Mode: Alarm is initially triggered as described for Absolute Mode; the alarm then operates as described for Relative Mode. 11 = Reserved Channel 4 must be disabled (ALM*n*_CH4_STS = 0) when updating this field.
base address + 0x84 ALM*n*_CTRL4	15	ALM*n*_CH4_UPD	0	Channel 4 update control—Write 1 to indicate a new trigger value or pulse duration is ready to be applied. If Channel 4 is enabled and ALM*n*_CH4_UPD is set, the ALM*n*_CH4_TRIG_VAL and ALM*n*_CH4_PULSE_DUR settings are updated when the alarm is next triggered or by writing 1 to ALM*n*_CH4_START. If Channel 4 is disabled, the ALM*n*_CH4_UPD bit has no effect, and the ALM*n*_CH4_TRIG_VAL and ALM*n*_CH4_PULSE_DUR settings are updated immediately when writing to the respective fields.
	4	ALM*n*_CH4_STOP	—	Channel 4 stop control—Write 1 to disable Channel 4
	0	ALM*n*_CH4_START	—	Channel 4 start control—Write 1 to enable or restart Channel 4
base address + 0x88 ALM*n*_TRIG_VAL4	31:0	ALM*n*_CH4_TRIG_VAL[31:0]	0x0000_0000	Channel 4 alarm trigger value **Note:** Must be set to 0x3 or higher if Channel 4 is enabled
base address + 0x8C ALM*n*_PULSE_DUR4	31:0	ALM*n*_CH4_PULSE_DUR[31:0]	0x0000_0000	Channel 4 alarm output pulse duration Configures the duration of the GPIO alarm output indication. The pulse duration is referenced to the count rate of the selected timer source. **Note:** To trigger an interrupt or generate a GPIO output from the alarm, the pulse duration must be set to a nonzero value.
base address + 0x90 ALM*n*_STATUS4	0	ALM*n*_CH4_STS	0	Channel 4 status 0 = Disabled 1 = Enabled

4.5.2 General-Purpose Timer

The CS47L63 incorporates two general-purpose timers, which support a wide variety of uses. The general-purpose timers provide input to the alarm-generator circuits, enabling time-dependent interrupt events to be generated.

The timers allow time-stamp information to be associated with external signal detection, and other system events, enabling real-time data to be more easily integrated into user applications. The timers allow many advanced functions to be implemented with a high degree of autonomy from a host processor.

The timers can use either internal system clocks, or external clock signals, as a reference. The selected reference is scaled down, using configurable dividers, to the required clock count frequency.

4.5.2.1 Timer Control

The clock source for the timer is selected using TIMER*n*_REFCLK_SRC, (where *n* identifies the applicable timer, 1–2).

If SYSCLK or DSPCLK is selected as the source, a lower clocking frequency can be configured using TIMER*n*_REFCLK_FREQ_SEL field (for SYSCLK source) or TIMER*n*_DSPCLK_FREQ_SEL field (for DSPCLK source). The applicable division ratio is determined automatically, assuming the respective clock source has been correctly configured as described in Section 4.10.

Note that, depending on the DSPCLK frequency and the available clock dividers, the timer reference frequency may differ from the selected clock if DSPCLK is the selected source. In most cases, the timer reference equals or exceeds the requested frequency; a lower frequency is implemented if limited by either the DSPCLK frequency or the maximum TIMER*n* clocking frequency.

If any source other than DSPCLK is selected, the clock can be further divided using TIMER*n*_REFCLK_DIV. Division ratios in the range 1 to 128 can be selected.

Note that, if DSPCLK is enabled, and DSPCLK is not selected as the clock source, the reference frequency (after TIMER*n*_REFCLK_FREQ_SEL, TIMER*n*_DSPCLK_FREQ_SEL, and TIMER*n*_REFCLK_DIV) must be compatible with the following constraints:

- The reference frequency must be less than 12 MHz, and close to 50% duty cycle
- The reference frequency must be less than DSPCLK / 3

One final division, controlled by TIMER*n*_PRESCALE, determines the timer count frequency. This field is valid for all clock reference sources; division ratios in the range 1 to 128 can be selected. The output from this division corresponds to the frequency at which the TIMER*n*_COUNT field is incremented (or decremented).

The maximum count value of the timer is determined by TIMER*n*_MAX_COUNT. This is the final count value (if counting up), or the initial count value (if counting down). The current value of the timer counter can be read from the TIMER*n*_CUR_COUNT field.

The timer is started by writing 1 to TIMER*n*_START. Note that, if the timer is already running, it restarts from its initial value. The timer is stopped by writing 1 to TIMER*n*_STOP. The count direction (up or down) is selected using TIMER*n*_DIR.

The TIMER*n*_CONT bit selects whether the timer automatically restarts after the end-of-count condition has been reached. The TIMER*n*_RUNNING_STS bit indicates whether the timer is running, or if it has stopped.

Note that the timer should be stopped before making any changes to the timer control registers. The timer configuration should only be changed if TIMER*n*_RUNNING_STS = 0.

4.5.2.2   Interrupts and GPIO Output

The timer status is an input to the interrupt control circuit and can be used to trigger an interrupt event after the final count value is reached—see Section 4.11. Note that the interrupt does not occur immediately when the final count value is reached; the interrupt is triggered at the point when the next update to the timer count value would be due.

The timer status can be output directly on a GPIO pin as an external indication of the timer activity. See Section 4.12 to configure a GPIO pin for this function.

4.5.2.3   Timer Block Diagram and Control Registers

The timer block is shown in Fig. 4-28.

Figure 4-28. General-Purpose Timer

The timer control registers are described in Table 4-30.

Table 4-30. General-Purpose Timer (TIMER*n*) Control

Register Address	Bit	Label	Default	Description
Timer 1 Base Address = R1146880 (0x118000)				
Timer 2 Base Address = R1147136 (0x118100)				
base address TIMER*n*_CONTROL	21	TIMER*n*_CONT	0	Timer Continuous Mode select 0 = Single mode 1 = Continuous mode Timer must be stopped (TIMER*n*_RUNNING_STS = 0) when updating this field
	20	TIMER*n*_DIR	0	Timer Count Direction 0 = Down 1 = Up Timer must be stopped (TIMER*n*_RUNNING_STS = 0) when updating this field
	18:16	TIMER*n*_PRESCALE[2:0]	000	Timer Count Rate Prescale 000 = Divide by 1 011 = Divide by 8 110 = Divide by 64 001 = Divide by 2 100 = Divide by 16 111 = Divide by 128 010 = Divide by 4 101 = Divide by 32 Timer must be stopped (TIMER*n*_RUNNING_STS = 0) when updating this field
	14:12	TIMER*n*_REFCLK_DIV[2:0]	000	Timer Reference Clock Divide (not valid for DSPCLK source). 000 = Divide by 1 011 = Divide by 8 110 = Divide by 64 001 = Divide by 2 100 = Divide by 16 111 = Divide by 128 010 = Divide by 4 101 = Divide by 32 If DSPCLK is enabled, and DSPCLK is not selected as clock source, the output frequency from this divider must be ≤ DSPCLK / 3, and ≤ 12 MHz. Timer must be stopped (TIMER*n*_RUNNING_STS = 0) when updating this field.
	10:8	TIMER*n*_REFCLK_FREQ_SEL[2:0]	000	Timer Reference Frequency Select (SYSCLK source) 000 = 6.144 MHz (5.6448 MHz) 010 = 24.576 MHz (22.5792 MHz) 001 = 12.288 MHz (11.2896 MHz) 011 = 49.152 MHz (45.1584 MHz) All other codes are reserved. The selected frequency must be less than or equal to the frequency of the source. Timer must be stopped (TIMER*n*_RUNNING_STS = 0) when updating this field.
	3:0	TIMER*n*_REFCLK_SRC[3:0]	0x0	Timer Reference Source Select. Timer must be stopped (TIMER*n*_RUNNING_STS=0) when updating this field. 0x0 = DSPCLK 0xC = GPIO1 0x1 = 32 kHz clock 0xD = GPIO2 0x4 = MCLK1 0xE = GPIO3 0x5 = MCLK2 0xF = GPIO4 0x8 = SYSCLK All other codes are reserved.
base address + 0x04 TIMER*n*_COUNT_PRESET	31:0	TIMER*n*_MAX_COUNT[31:0]	0x0000_0000	Timer Maximum Count. Final count value (when counting up). Starting count value (when counting down). Timer must be stopped (TIMER*n*_RUNNING_STS = 0) when updating this field.
base address + 0x0C TIMER*n*_START_AND_STOP	4	TIMER*n*_STOP	0	Timer Stop Control Write 1 to stop.
	0	TIMER*n*_START	0	Timer Start Control Write 1 to start. If the timer is already running, it restarts from its initial value.
base address + 0x10 TIMER*n*_STATUS	0	TIMER*n*_RUNNING_STS	0	Timer Running Status 0 = Timer stopped 1 = Timer running

Table 4-30. General-Purpose Timer (TIMER*n*) Control (Cont.)

Register Address	Bit	Label	Default	Description
base address + 0x14 TIMER*n*_COUNT_ READBACK	31:0	TIMER*n*_CUR_ COUNT[31:0]	0x0000	Timer Current Count value
base address + 0x18 TIMER*n*_DSP_ CLOCK_CONFIG	15:0	TIMER*n*_ DSPCLK_FREQ_ SEL[15:0]	0x0000	Timer Reference Frequency Select (DSPCLK source) Coded as LSB = 1/64 MHz, Valid from 5.6 MHz to 148 MHz. The timer reference frequency must be less than or equal to the DSPCLK frequency. The timer reference is generated by division of DSPCLK, and may differ from the selected frequency. The timer reference frequency can be read from TIMER*n*_DSPCLK_FREQ_STS. Timer must be stopped (TIMER*n*_RUNNING_STS=0) when updating this field.
base address + 0x1C TIMER*n*_DSP_ CLOCK_STATUS	15:0	TIMER*n*_ DSPCLK_FREQ_ STS[15:0]	0x0000	Timer Reference Frequency (Read only) Only valid if DSPCLK is the selected clock source. Coded as LSB = 1/64 MHz.

4.5.3   DSP GPIO

The DSP GPIO function provides an advanced I/O capability, supporting enhanced flexibility for signal-processing applications.

The CS47L63 supports up to 12 GPIO pins, which can be assigned to application-specific functions. The GPIO connections are multiplexed with the ASP and master-interface functions.

The GPIOs can be used to provide status outputs and control signals to external hardware; the supported functions include interrupt output, FLL clock output, and PWM-coded audio channels; see Section 4.12.

The GPIOs can support miscellaneous logic input and output, interfacing directly with the integrated DSP, or with the host application software. A basic level of I/O functionality is described in Section 4.12, under the configuration where GP*n*_FN = 0x001. The GP*n*_FN field selects the functionality for the respective pin, GPIO*n*.

The DSP GPIO pins are accessed using maskable sets of I/O control registers; this allows the selected combinations of GPIOs to be controlled with ease, regardless of how the allocation of GPIO pins has been implemented in hardware. In a typical use case, one GPIO mask is defined for each DSP function; this provides a highly efficient mechanism for the DSP to independently access the respective input and output signals.

4.5.3.1   DSP GPIO Control

The DSP GPIO function is selected by setting GP*n*_FN = 0x002 for the respective GPIO pin (where *n* identifies the applicable GPIO*n* pin).

Each DSP GPIO is controlled using bits that determine the direction (input/output) and the logic state (0/1) of the pin. These bits are replicated in eight control sets; each which can determine the logic level of any DSP GPIO.

Mask bits are provided within each control set, to determine which of the control sets has control of each DSP GPIO. To avoid logic contention, a DSP GPIO output must be controlled (unmasked) in a maximum of one control set at any time.

Note that write access to the direction control bits (DSPGP*n*_SET*x*_DIR) and level control bits (DSPGP*n*_SET*x*_LVL) is only valid when the channel (DSPGP*n*) is unmasked in the respective control set. Writes to these fields are implemented for the unmasked DSP GPIOs, and are ignored in respect of the masked DSP GPIOs. Note that the level control bits (DSPGP*n*_SET*x*_LVL) provide output level control only—they cannot be used to read the status of DSP GPIO inputs.

The logic level of the unmasked DSP GPIO outputs in any control set can be configured using a single register write. Writing to the output level control registers determines the logic level of the unmasked DSP GPIOs in that set only; all other outputs are unaffected.

DSP GPIO status bits are provided, indicating the logic level of every input or output pin that is configured as a DSP GPIO. The DSPGP*n*_STS bits also provide logic-level indication for any pin that is configured as a GPIO input, with GP*n*_FN = 0x001.Note that there is only one set of DSP GPIO status bits.

The status bits indicate the logic level of the DSP GPIO outputs. The respective pins are driven as outputs if configured as a DSP GPIO output, and unmasked in one of the control sets. Note that a DSP GPIO continues to be driven as an output, even if the mask bit is subsequently asserted in that set. The pin only ceases to be driven if it is configured as a DSP GPIO input and is unmasked in one of the control sets, or if the pin is configured as an input under a different GP*n_* FN field selection.

4.5.3.2   Common Functions to Standard GPIOs

The DSP GPIO functions are implemented alongside the standard GPIO capability, providing an alternative method of maskable I/O control for all of the GPIO pins. The DSP GPIO control bits in the register map are implemented in a manner that supports efficient read/write access for multiple GPIOs at once.

The DSP GPIO logic is shown in Fig. 4-29, which also shows the control fields relating to the standard GPIO.

The DSP GPIO function is selected by setting GP*n*_FN = 0x002 for the respective GPIO pin. Integrated pull-up and pull-down resistors are provided on each GPIO pin, which are also valid for DSP GPIO function. A bus keeper function is supported on the GPIO pins; this is enabled using the respective pull-up and pull-down control bits. The bus keeper function holds the logic level unchanged whenever the pin is undriven (e.g., if the signal is tristated). See Table 4-56 for details of the GPIO pull-up and pull-down control bits.

4.5.3.3   DSP GPIO Block Diagram and Control Registers

Figure 4-29. DSP GPIO Control

The control registers associated with the DSP GPIO are described in Table 4-31.

Table 4-31. DSP GPIO Control

Register Address	Bit	Label	Default	Description
R1167360 (0x11D000) DSPGP_STATUS1	11	DSPGP12_STS	0	DSPGP12 Status Valid for DSPGP input and output
	10	DSPGP11_STS	0	DSPGP11 Status
	9	DSPGP10_STS	0	DSPGP10 Status
	8	DSPGP9_STS	0	DSPGP9 Status
	7	DSPGP8_STS	0	DSPGP8 Status
	6	DSPGP7_STS	0	DSPGP7 Status
	5	DSPGP6_STS	0	DSPGP6 Status
	4	DSPGP5_STS	0	DSPGP5 Status
	3	DSPGP4_STS	0	DSPGP4 Status
	2	DSPGP3_STS	0	DSPGP3 Status
	1	DSPGP2_STS	0	DSPGP2 Status
	0	DSPGP1_STS	0	DSPGP1 Status
R1167424 (0x11D040) DSPGP_SET1_MASK1 R1167488 (0x11D080) DSPGP_SET2_MASK1 R1167552 (0x11D0C0) DSPGP_SET3_MASK1 R1167616 (0x11D100) DSPGP_SET4_MASK1 R1167680 (0x11D140) DSPGP_SET5_MASK1 R1167744 (0x11D180) DSPGP_SET6_MASK1 R1167808 (0x11D1C0) DSPGP_SET7_MASK1 R1167872 (0x11D200) DSPGP_SET8_MASK1	11	DSPGP12_SETn_MASK	1	DSP SETn GPIO12 Mask Control 0 = Unmasked, 1 = Masked A GPIO pin should be unmasked in a maximum of one SET at any time.
	10	DSPGP11_SETn_MASK	1	DSP SETn GPIO11 Mask Control
	9	DSPGP10_SETn_MASK	1	DSP SETn GPIO10 Mask Control
	8	DSPGP9_SETn_MASK	1	DSP SETn GPIO9 Mask Control
	7	DSPGP8_SETn_MASK	1	DSP SETn GPIO8 Mask Control
	6	DSPGP7_SETn_MASK	1	DSP SETn GPIO7 Mask Control
	5	DSPGP6_SETn_MASK	1	DSP SETn GPIO6 Mask Control
	4	DSPGP5_SETn_MASK	1	DSP SETn GPIO5 Mask Control
	3	DSPGP4_SETn_MASK	1	DSP SETn GPIO4 Mask Control
	2	DSPGP3_SETn_MASK	1	DSP SETn GPIO3 Mask Control
	1	DSPGP2_SETn_MASK	1	DSP SETn GPIO2 Mask Control
	0	DSPGP1_SETn_MASK	1	DSP SETn GPIO1 Mask Control
R1167440 (0x11D050) DSPGP_SET1_DIRECTION1 R1167504 (0x11D090) DSPGP_SET2_DIRECTION1 R1167568 (0x11D0D0) DSPGP_SET3_DIRECTION1 R1167632 (0x11D100) DSPGP_SET4_DIRECTION1 R1167696 (0x11D150) DSPGP_SET5_DIRECTION1 R1167760 (0x11D190) DSPGP_SET6_DIRECTION1 R1167824 (0x11D1D0) DSPGP_SET7_DIRECTION1 R1167888 (0x11D200) DSPGP_SET8_DIRECTION1	11	DSPGP12_SETn_DIR	1	DSP SETn GPIO12 Direction Control 0 = Output, 1 = Input
	10	DSPGP11_SETn_DIR	1	DSP SETn GPIO11 Direction Control
	9	DSPGP10_SETn_DIR	1	DSP SETn GPIO10 Direction Control
	8	DSPGP9_SETn_DIR	1	DSP SETn GPIO9 Direction Control
	7	DSPGP8_SETn_DIR	1	DSP SETn GPIO8 Direction Control
	6	DSPGP7_SETn_DIR	1	DSP SETn GPIO7 Direction Control
	5	DSPGP6_SETn_DIR	1	DSP SETn GPIO6 Direction Control
	4	DSPGP5_SETn_DIR	1	DSP SETn GPIO5 Direction Control
	3	DSPGP4_SETn_DIR	1	DSP SETn GPIO4 Direction Control
	2	DSPGP3_SETn_DIR	1	DSP SETn GPIO3 Direction Control
	1	DSPGP2_SETn_DIR	1	DSP SETn GPIO2 Direction Control
	0	DSPGP1_SETn_DIR	1	DSP SETn GPIO1 Direction Control

Table 4-31. DSP GPIO Control *(Cont.)*

Register Address	Bit	Label	Default	Description
R1167456 (0x11D060)	11	DSPGP12_SETn_LVL	0	DSP SETn GPIO12 Output Level
DSPGP_SET1_LEVEL1	10	DSPGP11_SETn_LVL	0	DSP SETn GPIO11 Output Level
R1167520 (0x11D0A0)	9	DSPGP10_SETn_LVL	0	DSP SETn GPIO10 Output Level
DSPGP_SET2_LEVEL1	8	DSPGP9_SETn_LVL	0	DSP SETn GPIO9 Output Level
R1167584 (0x11D0E0)	7	DSPGP8_SETn_LVL	0	DSP SETn GPIO8 Output Level
DSPGP_SET3_LEVEL1	6	DSPGP7_SETn_LVL	0	DSP SETn GPIO7 Output Level
R1167648 (0x11D120)	5	DSPGP6_SETn_LVL	0	DSP SETn GPIO6 Output Level
DSPGP_SET4_LEVEL1	4	DSPGP5_SETn_LVL	0	DSP SETn GPIO5 Output Level
R1167712 (0x11D160)	3	DSPGP4_SETn_LVL	0	DSP SETn GPIO4 Output Level
DSPGP_SET5_LEVEL1	2	DSPGP3_SETn_LVL	0	DSP SETn GPIO3 Output Level
R1167776 (0x11D1A0)	1	DSPGP2_SETn_LVL	0	DSP SETn GPIO2 Output Level
DSPGP_SET6_LEVEL1	0	DSPGP1_SETn_LVL	0	DSP SETn GPIO1 Output Level
R1167840 (0x11D1E0)				
DSPGP_SET7_LEVEL1				
R1167904 (0x11D220)				
DSPGP_SET8_LEVEL1				

4.5.4   I2C Master Interface

The CS47L63 incorporates an I2C master interface, offering a flexible capability for additional sensor/accessory input.

The master interface (I2C2) supports single- and multiple-master I2C operation up to 1 MHz. The master interface supports 7- and 10-bit slave addressing modes. Master device-arbitration algorithms are implemented, in accordance with the standard I2C protocol. A watchdog timer is provided to detect interface-error conditions.

The master interface is ideally suited for connection to external sensors such as accelerometers, gyroscopes, and magnetometers for motion-sensing and navigation applications. Other example accessories include barometers and ambient light sensors, for enhanced environmental awareness. Flow-control bits for the TX and RX data buffers enable easy integration with external devices and with internal DSP functions.

4.5.4.1   Interface configuration

The I2C master interface is supported using the I2C2_SCL and I2C2_SDA pins. Note these are dual-function pins, which must be configured for the I2C function if required—see Section 4.5.4.4 for details.

Clocking for the master interfaces is derived from DSPCLK, which must be enabled and present when using the I2C2 master interface. Standard I2C bus rates (10 kHz, 100 kHz, 400 kHz, and 1 MHz) are derived automatically from the DSPCLK frequency (see Section 4.10). The bus-clock (SCL) frequency is selected using I2C2_SCL_FREQ_SEL. The I2C2_REFCLK_LOW bit indicates whether the DSPCLK frequency is high enough to support the requested SCL frequency.

Note: If the DSPCLK frequency lies within certain ranges, the SCL frequency exceeds the standard I2C bus rates and may be as high as 18 kHz, 170 kHz, 670 kHz, or 1.7 MHz according to the corresponding I2C2_SCL_FREQ_SEL selection. The affected DSPCLK conditions are:

- 131.25–150 MHz (DSP_CLK_FREQ = 0x20D0–0x2580)
- 65.53–75 MHz (DSP_CLK_FREQ = 0x1062–0x12C0)
- 32.77–37.5 MHz (DSP_CLK_FREQ = 0x0831–0x0960)
- 16.41–18.75 MHz (DSP_CLK_FREQ = 0x041A–0x04B0)
- 8.20–9.38 MHz (DSP_CLK_FREQ = 0x020D–0x0258)

The slave address, on which the I2C transaction is implemented, is configured using I2C2_SLV_ADDR. The CS47L63 supports 7-bit and 10-bit slave-addressing modes, as selected by I2C2_ADDR_MODE. Note that Bit 0 of the device address is the R/W bit—this is configured automatically by the master-interface controller.

By default, the CS47L63 sends a stop condition on completion of a bus transaction and on receipt of a NACK status. The master interface can be configured to send a repeated-start condition using the I2C2_RPT_START and I2C2_NACK_RESPONSE bits.

The start byte (an optional byte, transmitted before the slave address) can be enabled using I2C2_START_BYTE_EN.

A monitor function, for detecting error conditions on SCL, is enabled using I2C2_SCL_MON_EN. This is supported using a watchdog timer, which is enabled using I2C2_WDT_EN. The watchdog timeout period is configured using WDT_DUR. An error indication (and interrupt) is asserted if a slave device holds SCL low for longer than the timeout period.

The bus-arbitration function is configured using I2C2_ARBIT_RETRY—this selects whether the CS47L63 aborts or retries the I2C transaction if arbitration is lost. The maximum number of retry attempts is configured using I2C2_ARBIT_RETRY_COUNT (the transaction aborts if the retries are unsuccessful).

4.5.4.2 Transmit and Receive Data Buffers

The transmit (master write) and receive (master read) actions are supported by 16-byte data buffers, allowing continuous I2C transfers of up to 65,532 data bytes. The number of data bytes transferred in each I2C operation is configured using I2C2_TX_LENGTH and I2C2_RX_LENGTH.

Note: It is recommended to select a multiple of four data bytes in a master-write or master-read operation.

The I2C transmit and receive operations are implemented as follows:

- Data to be transmitted is managed using the TX data buffers; the application software must load data into the buffer registers (I2C2_TX_BYTE*n*) and then write 1 to the I2C2_TX_DONE bit to commit that data for transmission. The I2C2_TX_REQUEST bit, if set, indicates that the buffer registers are ready for loading new data. Internal buffering of the TX data enables uninterrupted I2C writes. If new data is not ready for transmission, SCL halts until the buffer registers have been filled.

    The TX data buffer is accessed at a single register address containing four bytes of data. The I2C2_TX_BYTE*n* fields should be written up to four times (depending on the selected buffer size, up to 16 bytes) before writing to I2C2_TX_DONE.

- Data received on the interface is managed using the RX data buffers; the I2C2_RX_REQUEST bit, if set, indicates that the buffer registers contain new data. The application software must read the buffer registers (I2C2_RX_BYTE*n*), and then write 1 to the I2C2_RX_DONE bit to confirm the data has been read. Internal buffering of the RX data enables uninterrupted I2C reads. If the buffers are not ready to receive new data, SCL halts until the buffer registers have been read.

    The RX data buffer is accessed at a single register address containing four bytes of data. The I2C2_RX_BYTE*n* fields should be read up to four times (depending on the selected buffer size, up to 16 bytes) before writing to I2C2_RX_DONE.

The master interface divides each I2C transaction into one or more data blocks. The block length is configurable using I2C2_TX_BLOCK_LEN and I2C2_RX_BLOCK_LEN. The block length is equal to the number of bytes transmitted/received for each TX_DONE/RX_DONE action. The maximum block length is 16 bytes, corresponding to the size of the TX and RX data buffers.

Note: The TX/RX data-buffer registers contain four data bytes each. It is recommended to select a TX/RX block length that corresponds to a multiple of four bytes. If the block length is not a multiple of four, then one or more bytes of the last data-buffer read/write for each block is not used. For example, if the TX block length is ten bytes, the third write to the TX data buffer will contain only two valid bytes; the other bytes are ignored.

The order in which the data bytes in the TX/RX buffers are transferred depends on the selected I2C2_WORD_SIZE setting. Correct setting of the word size ensures that each data word is transmitted/received most-significant byte first.

The master interface is configured for read (RX) or write (TX) operation using I2C2_READ_WRITE_SEL. Each I2C transfer is started by writing 1 to I2C2_START. In the case of a master write, data must be committed to the TX data buffers using the TX_DONE bit to enable the transfer to proceed—note that the first block of transmit data can be committed to the TX buffers before or after writing to I2C2_START for the respective transfer.

The data buffer must be reset before each new I2C transaction by writing 1 to I2C2_BUF_RESET.

An I2C transaction can be aborted by setting I2C2_ABORT; this may be desirable if no response is received from the slave device. The data buffers should also be reset in this case, by writing 1 to I2C2_BUF_RESET.

4.5.4.3 Interrupts and Status Bits

The I2C2_BUSY_STS bit, if set, indicates that the master interface is executing an I2C transaction—this bit is set during each I2C transaction and cleared on completion. The number of bytes transmitted or received during the current transaction is indicated by I2C2_BYTE_COUNT.

The I2C2_NACK_STS bit, if set, indicates than a NACK error was received during the I2C transaction. The watchdog timeout, indicating SCL lock-up, is indicated using I2C2_WDT_TIMEOUT_STS. If the master loses arbitration of the bus, this is indicated using I2C2_ARBIT_LOST_STS.

The master interface provides input to the interrupt control circuit. An interrupt event is triggered on completion of each TX/RX block, and on completion of the I2C transaction—see Section 4.11.

Note that the I2C-done interrupt-status field is asserted each time an I2C transfer completes, including when an error condition has occurred. It is recommended that the status bits should be checked after each I2C transaction, so corrective action can be taken when necessary.

4.5.4.4 External Connections

The external connections associated with the I2C master interface (I2C2) are implemented on multifunction GPIO pins, which must be configured for the respective functions when required. The I2C connections are pin-specific alternative functions on the GPIO11–GPIO12 pins; see Section 4.12 to configure the GPIO pins for I2C operation.

The output drive strength of the I2C master-interface connections is configurable using the respective GPIO pin-control fields, as described in Section 4.12.

To select the I2C master interface, the SPI_I2C_MST_SEL bit must be clear. See Table 4-32 for details.

Note: When writing to SPI_I2C_MST_SEL, take care not to change other nonzero bits that are configured at the same register address.

Fig. 4-30 shows a typical master I2C write transfer.

Figure 4-30. Master I2C Write

Fig. 4-31 shows a typical master I^{2}C read transfer.

Blue = Initiated by I^{2}C Master
Purple = Initiated by I^{2}C Slave

Figure 4-31. Master I^{2}C Read

Fig. 4-32 shows a typical master I^{2}C write/read transfer; the read transaction is preceded by a repeated start.

Figure 4-32. Master I^{2}C Write and Read

4.5.4.5   Master Interface Control Registers

The I2C2 control registers are described in Table 4-32.

Table 4-32. I2C2 Master Interface Control

Register Address	Bit	Label	Default	Description
R95616 (0x17580) CF_PAD_CTRL1	8	SPI_I2C_MST_SEL	1	SPI/I2C master interface select 0 = I2C master, 1 = SPI master
R1048576 (0x100000) I2C2_CONFIG1	2:0	I2C2_SCL_FREQ_SEL[2:0]	000	Selects the interface speed, i.e., SCL frequency. For most operating conditions, the SCL frequency is configured as follows: 000 = 10 kHz 010 = 400 kHz 001 = 100 kHz 011 = 1 MHz If the DSPCLK frequency is in the range 131.25–150 MHz, 65.53–75 MHz, 32.77–37.5 MHz, 16.41–18.75 MHz, or 8.2–9.38 MHz, the SCL frequency is configured as follows: 000 = 18 kHz 010 = 670 kHz 001 = 170 kHz 011 = 1.7 MHz All other codes are reserved. The SCL frequencies are approximate, and depend on the available DSPCLK frequency. The quoted SCL frequencies are maximum values for the respective operating conditions.
R1048580 (0x100004) I2C2_CONFIG2	10:1	I2C2_SLV_ADDR[9:0]	0x000	Address of slave on which transactions are executed. For 7-Bit Mode, lower 7 bits of field are used.
	0	I2C2_ADDR_MODE	0	Selects the addressing mode of I2C Master 0 = 7-Bit Mode 1 = 10-Bit Mode

Table 4-32. I2C2 Master Interface Control *(Cont.)*

Register Address	Bit	Label	Default	Description
R1048584 (0x100008) I2C2_CONFIG3	3	I2C2_NACK_ RESPONSE	0	Selects the action taken if NACK is received from Slave. 0 = Stop Condition sent. 1 = Stop Condition not sent; next transaction commences with a Repeated Start. Note that, if the Stop Condition is not sent, the master retains control of the bus until a subsequent action is scheduled. The next transaction commences with a Repeated Start in this case.
	2	I2C2_SCL_MON_EN	1	Enables bus monitoring functions on SCLK 0 = Disabled 1 = Enabled This feature enables support for clock stretching by slave devices, and enables bus synchronization as part of multimaster operation.
	1	I2C2_RPT_START	0	Selects the action taken on completion of a bus transaction. 0 = Stop Condition sent. 1 = Stop Condition not sent; next transaction commences with a Repeated Start. Note that, if the Stop Condition is not sent, the master retains control of the bus until a subsequent action is scheduled. The next transaction commences with a Repeated Start in this case.
	0	I2C2_START_BYTE_EN	0	Selects whether a Start Byte is transmitted before an I^{2}C transaction. 0 = Disabled 1 = Enabled The Start Byte is a dummy transaction that provides support for bus devices that use low-frequency polling to detect I^{2}C activity. The Start Byte, when enabled, is transmitted before the Slave Address bytes. It is not acknowledged on the bus by any device.
R1048588 (0x10000C) I2C2_CONFIG4	10:1	I2C2_ARBIT_RETRY_ COUNT[9:0]	0x000	Selects the maximum number of retry attempts, following loss of bus arbitration. Only valid if I2C2_ARBIT_RETRY = 1. Coded as integer, LSB = 1.
	0	I2C2_ARBIT_RETRY	0	Selects the action taken on loss of bus arbitration. 0 = Abort the I^{2}C transaction 1 = Retry the I^{2}C transaction
R1048592 (0x100010) I2C2_CONFIG5	4:1	I2C2_WDT_DUR[3:0]	0110	Watchdog Timer (WDT) timeout duration 0x0 = 0.5 ms 0x8 = 50 ms 0x1 = 1 ms 0x9 = 60 ms 0x2 = 2 ms 0x3 = 70 ms 0x3 = 5 ms 0xB = 80 ms 0x4 = 10 ms 0xC = 90 ms 0x5 = 20 ms 0xD = 100 ms 0x6 = 30 ms 0xE–0xF3 = Reserved 0x7 = 40 ms
	0	I2C2_WDT_EN	1	Watchdog Timer (WDT) control 0 = Disabled 1 = Enabled When bus monitoring functions are enabled (I2C2_SCL_MON_EN = 1), the watchdog timer is used to detect the SCL line being pulled low for a prolonged duration.
R1048704 (0x100080) I2C2_STATUS1	2	I2C2_WDT_TIMEOUT_ STS	0	Watchdog Timer (WDT) Error Status. This bit, when set, indicates that the WDT expired during the I^{2}C transaction. This bit is latched when set; it is only cleared on next I^{2}C transaction.
	1	I2C2_ARBIT_LOST_ STS	0	Arbitration Error Status. This bit, when set, indicates that arbitration was lost during the I^{2}C transaction. This bit is latched when set; it is only cleared on next I^{2}C transaction.
	0	I2C2_NACK_STS	0	NACK Error Status. This bit, when set, indicates that a NACK Error signal was received during the I^{2}C transaction. This bit is latched when set; it is only cleared on next I^{2}C transaction.
R1048832 (0x100100) I2C2_CONTROL1	0	I2C2_START	0	Starts the I^{2}C transaction Write 1 to start.

Table 4-32. I2C2 Master Interface Control *(Cont.)*

Register Address	Bit	Label	Default	Description
R1048836 (0x100104) I2C2_CONTROL2	8	I2C2_BUF_RESET	0	Buffer reset control bit. Write 1 to clear the TX and RX data buffers.
	0	I2C2_ABORT	0	Stops an I2C transaction Setting this bit to 1 aborts any ongoing I2C transaction. Note that further I2C activity is not possible until this bit is returned to 0.
R1048844 (0x10010C) I2C2_CONFIG7	17:16	I2C2_WORD_SIZE[1:0]	00	Selects the data word format. I2C transactions are made up of 1-Byte data words; the sequence order of these words differs according to the applicable word format. Correct setting of the I2C2_WORD_SIZE field ensures that each data word is transmitted/received as MSB first. 00 = 8-bit (1, 2, 3, 4) 01 = 16-bit (2, 1, 4, 3) 10 = 32-bit (4, 3, 2, 1) The bracketed numbers describe the order in which applicable I2C2_ [TX|RX]_BYTE*x* fields are transmitted/received over the I2C interface.
	0	I2C2_READ_WRITE_SEL	0	Selects the I2C Command type 0 = Master Write 1 = Master Read
R1048844 (0x10010C) I2C2_CONFIG8	20:0	I2C2_TX_LENGTH[20:0]	0x00_0000	Selects the total number of data bytes in an I2C Write operation. 0x00_0000 = 1 byte 0x00_0004 = 4 bytes 0x00_0000 = 1 byte 0x00_0000 = 5 bytes 0x00_0000 = 2 bytes … 0x00_0000 = 3 bytes 0x00_FFFC = 65,532 bytes
R1048848 (0x100110) I2C2_CONFIG9	20:0	I2C2_RX_LENGTH[20:0]	0x00_0000	Selects the total number of data bytes in an I2C Read operation. 0x00_0000 = 1 byte 0x00_0004 = 4 bytes 0x00_0000 = 1 byte 0x00_0000 = 5 bytes 0x00_0000 = 2 bytes … 0x00_0000 = 3 bytes 0x00_FFFC = 65,532 bytes
R1048852 (0x100114) I2C2_CONFIG10	7:0	I2C2_TX_BLOCK_LEN[7:0]	0x10	Selects the TX data-block size. This is also the interval at which the I2C2 block interrupt is triggered during I2C write operations. 0x00 = 1 byte 0x05 = 5 bytes 0x01 = 1 byte ... 0x02 = 2 bytes 0x10 = 16 bytes 0x03 = 3 bytes All other codes are reserved
R1048856 (0x100118) I2C2_CONFIG11	7:0	I2C2_RX_BLOCK_LEN[7:0]	0x10	Selects the RX data-block size. This is also the interval at which the I2C2 block interrupt is triggered during I2C read operations. 0x00 = 1 byte 0x05 = 5 bytes 0x01 = 1 byte ... 0x02 = 2 bytes 0x10 = 16 bytes 0x03 = 3 bytes All other codes are reserved
R1048860 (0x10011C) I2C2_CONTROL3	4	I2C2_RX_DONE	0	RX Buffer access control bit. Write 1 to indicate that data in the RX Buffer has been read. In normal operation, a 1 is written after reading the RX buffer. This causes the I2C2_RX_REQUEST bit to be cleared. (Note that, if further data is available to read, the I2C2_RX_REQUEST bit remains set in this case.)
	0	I2C2_TX_DONE	0	TX Buffer access control bit. Write 1 to indicate the TX Buffer has been filled with data for transmission. In normal operation, a 1 is written after writing the TX buffer. This causes the I2C2_TX_REQUEST bit to be cleared.
R1049088 (0x100200) I2C2_STATUS2	8	I2C2_BUSY_STS	0	Master interface busy status This bit, when set, indicates that the master interface is executing an I2C transaction.
	4	I2C2_RX_REQUEST	0	RX Buffer flow control bit 0 = No data available to read 1 = Buffer data is available to read
	0	I2C2_TX_REQUEST	0	TX Buffer flow control bit 0 = TX buffer not available to write 1 = TX buffer is available to write

Table 4-32. I2C2 Master Interface Control *(Cont.)*

Register Address	Bit	Label	Default	Description
R1049092 (0x100204) I2C2_STATUS3	20:0	I2C2_BYTE_ COUNT[20:0]	0x00_ 0000	Number of data bytes transferred in current transaction. Note that this field is cleared on completion of the I²C transaction.
R1049096 (0x100208) I2C2_STATUS4	16	I2C2_REFCLK_LOW	0	Reference clock source status. Indicates whether the DSPCLK frequency is high enough to support the requested SCL rate. 0 = Clock frequency is ok 1 = Clock frequency is too low
	15:0	I2C2_REFCLK_FREQ_ STS[15:0]	0x0000	I2C2 clock reference frequency (read only). This is the clocking frequency of the I2C2 circuit, derived by division of DSPCLK. The I2C2 watchdog timer (WDT) counts at this rate. Coded as LSB = 1/64 MHz.
R1049104 (0x100210) I2C2_TX1	31:24	I2C2_TX_BYTE4[7:0]	0x00	TX Byte 4
	23:16	I2C2_TX_BYTE3[7:0]	0x00	TX Byte 3
	15:8	I2C2_TX_BYTE2[7:0]	0x00	TX Byte 2
	7:0	I2C2_TX_BYTE1[7:0]	0x00	TX Byte 1
R1049108 (0x100214) I2C2_RX1	31:24	I2C2_RX_BYTE4[7:0]	0x00	RX Byte 4
	23:16	I2C2_RX_BYTE3[7:0]	0x00	RX Byte 3
	15:8	I2C2_RX_BYTE2[7:0]	0x00	RX Byte 2
	7:0	I2C2_RX_BYTE1[7:0]	0x00	RX Byte 1

4.5.5 SPI Master Interface

The CS47L63 incorporates a master SPI interface, offering flexible capability to support external sensors and similar peripheral components.

The SPI master interface (SPI2) supports high-speed data transfers to/from external components or accessories. It is ideally suited to controlling flash-memory components. The interface supports four slave-select ($\overline{SS}$) outputs. High-bandwidth transfers are supported at clock (SCK) frequencies up to 24.576 MHz.

The interface supports write, read, and write-then-read commands, enabling compatibility with a wide variety of control protocols for external devices. In Host Mode, 64-byte data buffers are used to support continuous transfers (up to 4 MB) across the external interface. In DMA Mode, the interface transfers data to/from a configurable location within the register map; circular-buffer operation can be configured, accessing one region of register addresses on a cyclic basis.

4.5.5.1 Interface Configuration

The SPI master interface is supported using the $\overline{SPI2\_SS}$, SPI2_SCK, SPI2_MOSI, and SPI2_MISO pins. Note these are dual-function pins, which must be configured for the SPI function if required—see Section 4.5.5.5 for details.

The SPI master interface speed (SCK frequency) is selected using SPI2_SCLK_FREQ_SEL. Clocking for the SPI interface is derived from DSPCLK, which must be enabled and present whenever the SPI master interface is used. See Section 4.10 for details of the system clocks.

Note that, depending on the DSPCLK frequency and the available dividers, the actual SCK frequency may differ from the selected frequency. The SCK frequency, indicated by SPI2_SCLK_FREQ_STS, is the closest available frequency that is less than or equal to the frequency selection.

The interface supports four slave-select ($\overline{SS}$) outputs, enabling multiple devices to be individually accessed on a shared bus. The active $\overline{SS}$ output is configured using SPI2_SS_SEL; the selected pin is asserted (Logic 0) at the start of a transaction and deasserted (Logic 1) at the end. Timing of the $\overline{SS}$ function is configurable using SPI2_SS_IDLE_DUR and SPI2_SS_DELAY_DUR as defined in Table 4-33. The $\overline{SS}$ output can also be asserted by setting SPI2_SS_FRC.

The interface supports selectable phase/polarity control of the clock (SCK) and data (MISO, MOSI) lines; this is provided using SPI2_DPHA, SPI2_CPHA, and SPI2_CPOL as described in Table 4-33.

The interface supports either bidirectional data on the MOSI pin or separate input/output data connections on MOSI and MISO—this is configured using SPI2_3WIRE.

Typical connections for the SPI master interface are illustrated in Fig. 4-33, Fig. 4-34, and Fig. 4-35.

Figure 4-33. 3-Wire Mode

Figure 4-34. 4-Wire Mode

Figure 4-35. Multiple-Slave Configuration

The SPI master interface supports write (TX), read (RX), and write-then-read (TX-RX) transactions. The TX-RX transaction is typically used to read data from a slave device—the TX phase is used to send command words to the slave, and the RX phase is used to receive the respective data words.

4.5.5.2   Host Mode

In Host Mode, the transmit (master write) and receive (master read) actions are supported by 64-byte data buffers, allowing continuous SPI transfers of up to 4,194,304 data bytes. The SPI master interface is in Host Mode if SPI2_DMA_EN = 0.

The SPI transmit and receive operations are implemented as follows:

- Data to be transmitted is managed using the TX data buffer; the application software must load data into the buffer and then commit that data for transmission by writing 1 to SPI2_TX_DONE. The SPI2_TX_REQUEST bit, if set, indicates the buffer is ready for new data. Internal buffering of the TX data enables uninterrupted SPI writes.

  The TX data buffer is accessed at a single register address: the SPI2_TX_DATA field should be written up to 16 times (corresponding to the TX block length—up to 64 bytes) before writing to SPI2_TX_DONE.

- Data received on the interface is managed using the RX data buffer; the SPI2_RX_REQUEST bit, if set, indicates the buffer contains new data. The application software must read the buffer data and then confirm the data has been read by writing 1 to SPI2_RX_DONE. Internal buffering of the RX data enables uninterrupted SPI reads.

  The RX data buffer is accessed at a single register address: the SPI2_RX_DATA field should be read up to 16 times (corresponding to the RX block length—up to 64 bytes) before writing to SPI2_RX_DONE.

The interface may stall (SCK stopped) if TX data is not available or if RX data is not read at the required rate. An interrupt event is triggered under these conditions—see Section 4.5.5.4.

Note: The SPI2_STALL_EN bit must be set in all cases.

The SPI master divides each SPI transaction into one or more data blocks. The block length—configured using SPI2_TX_BLOCK_LENGTH and SPI2_RX_BLOCK_LENGTH—is equal to the number of bytes transmitted/received for each TX_DONE/RX_DONE action. The maximum block length is 64 bytes, corresponding to the size of the TX and RX data buffers. The block interrupt (see Section 4.5.5.4) is triggered following each TX/RX block transferred.

The total number of data bytes transferred in each SPI transaction is configured using SPI2_TX_LENGTH and SPI2_RX_LENGTH. In the case of a Write-then-Read command, both fields must be configured for the respective portions of the SPI transaction.

The order in which the data bytes in the TX/RX buffers are transferred depends on the selected SPI2_WORD_SIZE setting. Correct setting of the word size ensures that each data word is transmitted/received most-significant byte first.

Note: The block length (SPI2_TX_BLOCK_LENGTH and SPI2_RX_BLOCK_LENGTH) and the total number of data bytes (SPI2_TX_LENGTH and SPI2_RX_LENGTH) must each represent an integer multiple of the selected word size. For example, if the word size is 32 bits, the block length and transfer length must be a multiple of four bytes.

The SPI command type (read, write, or write-then-read) is configured using SPI2_CMD.

The SPI command is started by writing 1 to SPI2_START. In the case of a master write, data must be committed to the TX data buffers using the TX_DONE bit to enable the transfer to proceed—note that the first block of transmit data can be committed to the TX buffers before or after writing to SPI2_START for the respective transfer.

An ongoing SPI transaction can be aborted by writing 1 to SPI2_ABORT.

Fig. 4-36 shows a write-then-read transaction.

Figure 4-36. SPI Master Write-then-Read

4.5.5.3   DMA Mode

In DMA Mode, the SPI master interface transfers data directly to/from a configurable location within the register map. Circular-buffer operation can be configured, with the interface accessing a defined region of addresses on a cyclic basis. The SPI master interface is in DMA Mode if SPI2_DMA_EN = 1.

In DMA Mode, SPI transactions are configured by defining the start-address location and the length of the transfer. The start address (SPI2_TX_DMA_START_ADDR and SPI2_RX_DMA_START_ADDR) defines the register location of the first data word in the transfer. The register address auto-increments by four bytes for every 32-bit word transmitted or received.

The SPI master divides each SPI transaction into one or more data blocks. In DMA Mode, the block length is configured using SPI2_TX_DMA_BLOCK_LEN or SPI2_RX_DMA_BLOCK_LEN. The block interrupt (see Section 4.5.5.4) is triggered following each TX/RX block transferred. The SPI2_DMA_BLOCK_DONE_STS bit is set following each TX/RX block.

Note: SPI2_TX_BLOCK_LENGTH and SPI2_RX_BLOCK_LENGTH should be set to 0x03 in DMA Mode.

Circular-buffer operation is supported in DMA Mode. The size of the circular buffer is defined as a number of data blocks; this is configured using SPI2_TX_DMA_BUF_BLOCK_NUM or SPI2_RX_DMA_BUF_BLOCK_NUM. The circular buffer is disabled if the number of blocks is 0.

- If the circular buffer is disabled, one or more blocks of data are transferred until the transfer length is reached.
- If the circular buffer is enabled, the contents of the buffer are transferred in a cyclic pattern until the transfer length is reached. At the end of the buffer (DMA_BUF_BLOCK_NUM * DMA_BLOCK_LEN bytes), the register address returns to START_ADDR. Note that each SPI transaction starts from START_ADDR, regardless of the end address of the previous transaction.

The total number of data bytes transferred in each SPI transaction is configured using SPI2_TX_LENGTH and SPI2_RX_LENGTH. In the case of a write-then-read command, both fields must be configured for the respective portions of the SPI transaction. Note that preamble bytes (see below) are not included in the number of data bytes configured by these fields.

The order in which the data bytes are transferred depends on the selected SPI2_WORD_SIZE setting. Correct setting of the word size ensures that each data word is transmitted/received most-significant byte first.

Note: The block length (SPI2_TX_DMA_BLOCK_LEN and SPI2_RX_DMA_BLOCK_LEN) and the total number of data bytes (SPI2_TX_LENGTH and SPI2_RX_LENGTH) must each represent a multiple of four bytes. This is required regardless of the selected word size.

The SPI command type (Read, Write, or Write-then-Read) is configured using SPI2_CMD. The SPI command is started by writing 1 to SPI2_START. An ongoing SPI transaction can be aborted by writing 1 to SPI2_ABORT.

In DMA Mode, the data associated with a read or write command is received or transmitted at register addresses that are referenced to the respective start-address location (SPI2_TX_DMA_START_ADDR or SPI2_RX_DMA_START_ADDR). For a write-then-read command, the data associated with the read phase is referenced to the respective start address; the write data is configured using the TX data buffer as described below.

- The write phase of a write-then-read command is managed using the TX data buffer; the application software must load data into the buffer and then commit that data for transmission by writing 1 to SPI2_TX_DONE. The SPI2_TX_REQUEST bit, if set, indicates the buffer is ready for new data.
- The TX data buffer is accessed at a single register address: the SPI2_TX_DATA field should be written up to 16 times (corresponding to the write-data length) before writing to SPI2_TX_DONE. The maximum length of the write data is 64 bytes, corresponding to the size of the TX data buffer.
- The write data must be loaded into the TX data buffer before writing to SPI2_START to initiate the command.

In DMA Mode, data output of a write command can be preceded by *preamble* data bytes. The preamble phase of the transfer can be used for configuration bytes at the start of the SPI transaction; this may be desirable if the configuration bytes are formatted differently to the main data. Note the preamble is not supported for a write-then-read command.

- The preamble phase is enabled by setting SPI2_DMA_PREAMBLE_EN. The preamble is valid for write commands only—SPI2_DMA_PREAMBLE_EN has no effect on other commands. The number of preamble data words (up to 64 bytes) is configured using SPI2_DMA_PREAMBLE_LENGTH.
- The preamble data to be transmitted is managed using the TX data buffer; the application software must load data into the buffer and then commit that data for transmission by writing 1 to SPI2_TX_DONE. The SPI2_TX_REQUEST bit, if set, indicates the buffer is ready for new data.

  The TX data buffer is accessed at a single register address: the SPI2_TX_DATA field should be written up to 16 times (corresponding to the preamble length—up to 64 bytes) before writing to SPI2_TX_DONE.
- The preamble data must be loaded into the TX data buffer before writing to SPI2_START to initiate the command.

- The order in which the preamble bytes are transmitted depends on the word size; this is configured using SPI2_WORD_SIZE and applies to the main data transfer as well as the preamble data. Correct setting of the word size ensures that each data word is transmitted/received most-significant byte first. The preamble length must represent an integer multiple of the selected word size.

Fig. 4-37 shows a write transaction, including preamble data bytes.

Figure 4-37. SPI Master Write, with Preamble

4.5.5.4 Interrupts and Status Bits

The SPI2_BUSY_STS bit, if set, indicates that the master interface is executing an SPI transaction—this bit is set during each SPI transaction and cleared on completion. Additional status bits are provided to indicate successful transfer, aborted transfer, DMA error, and DMA block-done conditions—see Table 4-33.

The number of data bytes transferred in the current SPI transaction is indicated using SPI2_TX_BYTE_COUNT and SPI2_RX_BYTE_COUNT.

In DMA Mode, the register address of the data word currently being transferred is indicated using SPI2_TX_DMA_ADDR and SPI2_RX_DMA_ADDR. The block number (within the circular buffer) currently being transferred is indicated using SPI2_TX_DMA_BUF_BLOCK_CUR and SPI2_RX_DMA_BUF_BLOCK_CUR.

The SPI master interface provides inputs to the interrupt control circuit. An interrupt event is triggered by a stall condition, completion of each TX/RX block, and on completion of the SPI transaction—see Section 4.11.

- Stall interrupt indicates TX (or preamble) data has not been written to the TX buffer, or RX data has not been read from the RX buffer.
- Block interrupt indicates a block of data has been transferred. In Host Mode, each block represents SPI2_[TX/RX]_BLOCK_LENGTH bytes. In DMA Mode, each block represents SPI2_[TX/RX]_DMA_BLOCK_LEN bytes.
- Done interrupt indicates completion of a SPI transfer, including when an error condition has occurred. It is recommended that the status bits should be checked after each SPI transaction, so corrective action can be taken if necessary.

4.5.5.5 External Connections

The external connections associated with the SPI master interface (SPI2) are implemented on multifunction GPIO pins, which must be configured for the respective functions when required. The SPI2 connections are pin-specific alternative functions on the GPIO9–GPIO12 pins; see Section 4.12 to configure the GPIO pins for SPI2 operation.

The output drive strength of the SPI master-interface connections is configurable using the respective GPIO pin-control fields, as described in Section 4.12.

The Slave Select 1–4 outputs are available on all GPIO pins, as described in Section 4.12. Note the Slave Select 1 function is the same signal as the pin-specific $\overline{SS}$ function on GPIO9.

To select the SPI master interface, the SPI_I2C_MST_SEL bit must be set. See Table 4-33 for details.

Note: When writing to SPI_I2C_MST_SEL, take care not to change other nonzero bits that are configured at the same register address.

4.5.5.6   Master Interface Control Registers

The SPI2 control registers are described in Table 4-33.

Table 4-33. SPI2 Master Interface Control

Register Address	Bit	Label	Default	Description
R95616 (0x17580) CF_PAD_CTRL1	8	SPI_I2C_MST_SEL	1	SPI/I2C master interface select 0 = I2C master, 1 = SPI master
R1067008 (0x104800) SPI2_SPI_CLK_ CONFIG	5:0	SPI2_SCLK_FREQ_ SEL[5:0]	0x00	SPI2 master interface frequency (i.e., SCK frequency) in MHz 0x00=Reserved 0x0C=1.5 0x18=4.21875 0x24=11.92188 0x01=Reserved 0x0D=1.625 0x19=4.609375 0x25=13 0x02=0.640625 0x0E=1.78125 0x1A=5.015625 0x26=14.1875 0x03=0.6875 0x0F=1.9375 0x1B=5.46875 0x27=15.46875 0x04=0.75 0x10=2.109375 0x1C=5.96875 0x28=16.85938 0x05=0.8125 0x11=2.3125 0x1D=6.5 0x29=18.39063 0x06=0.890625 0x12=2.515625 0x1E=7.09375 0x2A=20.0625 0x07=0.96875 0x13=2.734375 0x1F=7.734375 0x2B=21.875 0x08=1.0625 0x14=2.984375 0x20=8.4375 0x2C=23.84375 0x09=1.15625 0x15=3.25 0x21=9.203125 0x2D=26 0x0A=1.265625 0x16=3.546875 0x22=10.03125 0x0B=1.375 0x17=3.875 0x23=10.9375 All other codes are reserved. Clocking is derived from DSPCLK, which must be enabled and present. The SCK frequencies are approximate, and depend on the available DSPCLK frequency.
R1067020 (0x10480C) SPI2_SPI_CLK_ STATUS1	15:0	SPI2_SCLK_FREQ_ STS[15:0]	0x0000	SPI2 master interface frequency (Read only) Coded as LSB = 1/64 MHz.

Table 4-33. SPI2 Master Interface Control *(Cont.)*

Register Address	Bit	Label	Default	Description
R1067024 (0x104810) SPI2_SPI_CONFIG1	27:24	SPI2_SS_IDLE_DUR[3:0]	0x0	SPI2 slave select (SS) idle duration Minimum idle time between successive transactions, measured with respect to SCK cycle time. 0x0 = 0.5 cycles 0x4 = 2.0 cycles 0x1 = 0.5 cycles ... 0x2 = 1.0 cycle 0xF = 7.5 cycles 0x3 = 1.5 cycles
	19:16	SPI2_SS_DELAY_DUR[3:0]	0x0	SPI2 slave select (SS) delay duration Time between asserting SS and the first data bit, also the time between the last data bit and deasserting SS, each measured with respect to SCK cycle time. 0x0 = 0.5 cycles 0x4 = 2.0 cycles 0x1 = 0.5 cycles ... 0x2 = 1.0 cycle 0xF = 7.5 cycles 0x3 = 1.5 cycles
	8	SPI2_3WIRE	0	SPI2 three-wire mode Configures the SIO0 data pin for bidirectional data input/output. Only valid if SPI2_SIO_WIDTH = 0. 0 = 4-wire Mode (data output on SPI2_MOSI, data input on SPI2_MISO) 1 = 3-wire Mode (data input/output on SPI2_MOSI)
	6	SPI2_DPHA	0	SPI2 data (SIOn) phase control 0 = RX data is valid 180 degrees (half SCK cycle) after TX data valid 1 = RX data is valid 360 degrees (full SCK cycle) after TX data valid
	5	SPI2_CPHA	0	SPI2 clock (SCK) phase control 0 = TX data is valid on odd-numbered SCK edges (1, 3, 5, etc.) 1 = TX data is valid on even-numbered SCK edges (2, 4, 6, etc.)
	4	SPI2_CPOL	0	SPI2 clock (SCK) polarity control 0 = SCK idle state is Logic 0 1 = SCK idle state is Logic 1
	2:0	SPI2_SS_SEL[2:0]	000	SPI2 slave select (SS) control Selects the active SS pin. The active SS pin is asserted (Logic 0) at the start of the transaction and deasserted (Logic 1) at the end of the transaction. 000 = SPI2_SS1 011 = SPI2_SS4 001 = SPI2_SS2 All other codes are reserved. 010 = SPI2_SS3
R1067028 (0x104814) SPI2_SPI_CONFIG2	0	SPI2_SS_FRC	0	SPI2 slave select (SS) force Forces the active SS pin to be asserted (Logic 0). 0 = Normal 1 = SS asserted (Logic 0)
R1067044 (0x104824) SPI2_SPI_CONFIG3	16	SPI2_STALL_EN	0	SPI2 stall control 0 = Disabled 1 = Enabled This bit should be set at all times.
R1067056 (0x104830) SPI2_SPI_CONFIG7	0	SPI2_DMA_EN	0	SPI2 Mode select 0 = Host Mode 1 = DMA Mode

Table 4-33. SPI2 Master Interface Control *(Cont.)*

Register Address	Bit	Label	Default	Description
R1067264 (0x104900) SPI2_SPI_STATUS1	3	SPI2_DMA_BLOCK_ DONE_STS	0	SPI2 DMA block status This bit, if set, indicates completion of a TX/RX data-block transfer (the block length is configured using SPI2_TX/RX_DMA_BLOCK_LEN). Valid in DMA Mode only. The bit is cleared by writing 1; it is also cleared when SPI2_START is written.
	2	SPI2_DMA_ERR_STS	0	SPI2 DMA error status This bit, if set, indicates an error was encountered during the DMA transaction. The bit is cleared when SPI2_START is written or when DMA Mode is disabled.
	1	SPI2_ABORT_STS	0	SPI2 abort status This bit, if set, indicates a SPI transaction was aborted. The bit is cleared when SPI2_START is written.
	0	SPI2_DONE_STS	0	SPI2 done status This bit, if set, indicates a SPI transaction completed successfully. The bit is cleared when SPI2_START is written.
R1067520 (0x104A00) SPI2_CONFIG1	0	SPI2_START	0	SPI2 start control Write 1 to start the SPI transaction.
R1067524 (0x104A04) SPI2_CONFIG2	0	SPI2_ABORT	0	SPI2 abort control Write 1 to abort the SPI transaction.
R1067528 (0x104A08) SPI_CONFIG3	18:16	SPI2_WORD_ SIZE[2:0]	00	SPI2 word size Selects the data-word format, ensuring each data word is transmitted/received MSB first. 00 = 8-bit (7:0, 15:8, 23:16, 31:24) 01 = 16-bit (15:9, 31:16) 10 = 32-bit (31:0) 11 = Reserved The bracketed numbers describe the order in which the TX/RX data bits are transmitted/received over the SPI interface.
	1:0	SPI2_CMD[1:0]	0	SPI2 command type 00 = Write 01 = Read 10 = Write then Read 11 = Reserved
R1067532 (0x104A0C) SPI_CONFIG4	21:0	SPI2_TX_ LENGTH[21:0]	0x00_ 0000	SPI2 transmit length Selects the number of data bytes in a SPI Write operation. 0x00_0000 = 1 byte 0x00_0001 = 2 bytes 0x00_0010 = 3 bytes … 0x3F_FFFF = 4,194,304 bytes Note this field selects the number of data bytes only—it does not include preamble bytes. The number of data bytes must represent an integer number of data words (where the data-word size is set by SPI2_WORD_SIZE). In DMA Mode, the transmit length must represent a multiple of four bytes.
R1067552 (0x104A20) SPI_CONFIG5	21:0	SPI2_RX_ LENGTH[21:0]	0x00_ 0000	SPI2 receive length Selects the number of data bytes in a SPI Read operation. 0x00_0000 = 1 byte 0x00_0001 = 2 bytes 0x00_0010 = 3 bytes … 0x3F_FFFF = 4,194,304 bytes The number of data bytes must represent an integer number of data words (where the data-word size is set by SPI2_WORD_SIZE). In DMA Mode, the receive length must represent a multiple of four bytes.

Table 4-33. SPI2 Master Interface Control *(Cont.)*

Register Address	Bit	Label	Default	Description
R1067556 (0x104A24) SPI2_CONFIG6	5:0	SPI2_TX_BLOCK_ LENGTH[5:0]	0x00	SPI2 transmit block length In Host Mode, this field selects the interval at which the SPI2 block interrupt is triggered during SPI write operations. 0x00 = 1 byte 0x01 = 2 bytes 0x02 = 3 bytes ... 0x3F = 64 bytes In DMA Mode, this field should be set to 0x03.
R1067560 (0x104A28) SPI2_CONFIG7	5:0	SPI2_RX_BLOCK_ LENGTH[5:0]	0x00	SPI2 receive block length In Host Mode, this field selects the interval at which the SPI2 block interrupt is triggered during SPI read operations. 0x00 = 1 byte 0x01 = 2 bytes 0x02 = 3 bytes ... 0x3F = 64 bytes In DMA Mode, this field should be set to 0x03.
R1067564 (0x104A2C) SPI2_CONFIG8	4	SPI2_RX_DONE	0	SPI2 receive buffer control Write 1 to indicate that data in the RX buffer has been read. In normal operation, a 1 is written after reading the RX buffer; this causes SPI2_RX_REQUEST to be cleared. Note that, if further data is available to read, SPI2_RX_REQUEST remains set. Valid in Host Mode only; the RX buffer is used for read commands and for write-then-read commands.
	0	SPI2_TX_DONE	0	SPI2 transmit buffer control Write 1 to indicate the TX buffer has been filled with data for transmission. In normal operation, a 1 is written after writing the TX buffer; this causes SPI2_TX_REQUEST to be cleared. In Host Mode, the TX buffer is used for write commands and for write-then-read commands. In DMA Mode, the TX buffer is used for write-command preamble data, and for the write phase of a write-then-read command.
R1067568 (0x104A30) SPI2_DMA_CONFIG1	24	SPI2_DMA_ PREAMBLE_EN	0	SPI2 preamble enable Enables preamble data bytes to be transmitted at the start of a Write command. Preamble bytes are configured using the transmit-data buffer. Valid in DMA Mode only. 0 = Disabled 1 = Enabled
	5:0	SPI2_DMA_ PREAMBLE_ LENGTH[5:0]	0x00	SPI2 preamble length Configures the number of preamble data bytes. 0x00 = 1 byte 0x01 = 2 bytes 0x02 = 3 bytes ... 0x3F = 64 bytes

Table 4-33. SPI2 Master Interface Control *(Cont.)*

Register Address	Bit	Label	Default	Description
R1067776 (0x104B00) SPI2_STATUS1	8	SPI2_BUSY_STS	0	SPI2 busy status This bit, if set, indicates a transaction is in progress on the SPI master interface.
	4	SPI2_RX_REQUEST	0	SPI2 receive buffer status 0 = No data available to read 1 = Buffer data is available to read Valid in Host Mode only; the RX buffer is used for read commands and for write-then-read commands.
	0	SPI2_TX_REQUEST	0	SPI2 transmit buffer status 0 = TX buffer not available to write 1 = TX buffer is available to write In Host Mode, the TX buffer is used for write commands and for write-then-read commands. In DMA Mode, the TX buffer is used for write-command preamble data, and for the write phase of a write-then-read command.
R1067780 (0x104B04) SPI2_STATUS2	21:0	SPI2_TX_BYTE_COUNT[21:0]	0x00_0000	SPI2 transmit byte count Indicates the number of data bytes transferred in the current transaction.
R1067784 (0x104B08) SPI2_STATUS3	21:0	SPI2_RX_BYTE_COUNT[21:0]	0x00_0000	SPI2 receive byte count Indicates the number of data bytes transferred in the current transaction.
R1067792 (0x104B10) SPI2_TX_DMA_START_ADDR	26:0	SPI2_TX_DMA_START_ADDR[26:0]	0x000_0000	SPI2 transmit DMA start address Register address of the first data word of an TX DMA transaction.
R1067796 (0x104B14) SPI2_TX_DMA_ADDR	26:0	SPI2_TX_DMA_ADDR[26:0]	0x000_0000	SPI2 transmit DMA current address Register address of the current data word of an TX DMA transaction.
R1067804 (0x104B1C) SPI2_RX_DMA_START_ADDR	26:0	SPI2_RX_DMA_START_ADDR[26:0]	0x000_0000	SPI2 receive DMA start address Register address of the first data word of an RX DMA transaction.
R1067808 (0x104B20) SPI2_RX_DMA_ADDR	26:0	SPI2_RX_DMA_ADDR[26:0]	0x000_0000	SPI2 receive DMA current address Register address of the current data word of an RX DMA transaction.
R1067820 (0x104B2C) SPI2_TX_DMA_BLOCK_LEN	21:0	SPI2_TX_DMA_BLOCK_LEN[21:0]	0x00_0000	SPI2 transmit DMA block length Selects the block size for a TX DMA transaction. 0x00_0000 = 0 bytes 0x00_0004 = 4 bytes 0x00_0008 = 8 bytes ... 0x3F_FFFC = 4,194,300 bytes All other codes are reserved
R1067824 (0x104B30) SPI2_TX_DMA_BUF_BLOCK_NUM	7:0	SPI2_TX_DMA_BUF_BLOCK_NUM[7:0]	0x00	SPI2 transmit DMA block control Selects the number of blocks in the TX DMA circular buffer. 0x00 = 0 blocks (circular buffer disabled) 0x01 = 1 block 0x02 = 2 blocks ... 0xFF = 255 blocks
R1067828 (0x104B34) SPI2_TX_DMA_BUF_BLOCK_CUR	7:0	SPI2_TX_DMA_BUF_BLOCK_CUR[7:0]	0x00	SPI2 transmit DMA block status Indicates the block number (within the TX DMA circular buffer) currently being processed.
R1067832 (0x104B38) SPI2_RX_DMA_BLOCK_LEN	21:0	SPI2_RX_DMA_BLOCK_LEN[21:0]	0x00_0000	SPI2 receive DMA block length Selects the block size for a RX DMA transaction. 0x00_0000 = 0 bytes 0x00_0004 = 4 bytes 0x00_0008 = 8 bytes ... 0x3F_FFFC = 4,194,300 bytes All other codes are reserved

Table 4-33. SPI2 Master Interface Control *(Cont.)*

Register Address	Bit	Label	Default	Description
R1067836 (0x104B3C) SPI2_RX_DMA_BUF_ BLOCK_NUM	7:0	SPI2_RX_DMA_BUF_ BLOCK_NUM[7:0]	0x00	SPI2 receive DMA block control Selects the number of blocks in the RX DMA circular buffer. 0x00 = 0 blocks (circular buffer disabled) 0x01 = 1 block 0x02 = 2 blocks ... 0xFF = 255 blocks
R1067840 (0x104B40) SPI2_RX_DMA_BUF_ BLOCK_CUR	7:0	SPI2_RX_DMA_BUF_ BLOCK_CUR[7:0]	0x00	SPI2 receive DMA block status Indicates the block number (within the RX DMA circular buffer) currently being processed.
R1068032 (0x104C00) SPI2_TX_DATA	31:0	SPI2_TX_DATA[31:0]	0x0000_ 0000	SPI2 transmit data Data for transmission is written to this field. The field can be written up to 16 times (corresponding to the maximum TX data-block size) before writing to SPI2_TX_DONE. In Host Mode, the TX buffer is used for write commands and for write-then-read commands. In DMA Mode, the TX buffer is used for write-command preamble data, and for the write phase of a write-then-read command.
R1068544 (0x104E00) SPI2_RX_DATA	31:0	SPI2_RX_DATA[31:0]	0x0000_ 0000	SPI2 receive data Received data is read from this field. The field can be read up to 16 times (corresponding to the maximum RX data-block size) before writing to SPI2_RX_DONE. Valid in Host Mode only; the RX buffer is used for read commands and for write-then-read commands.

4.6 Ambient Noise Cancelation (ANC)

The ANC processor within the CS47L63 provides the capability to improve the intelligibility of a voice call by using destructive interference to reduce the acoustic energy of the ambient sound. The ANC capability supports a wide variety of headphone applications.

The ANC processor is configured using parameters that are determined during product development and downloaded to the CS47L63. The configuration settings are specific to the acoustic properties of the target application. The primary acoustic elements in an application are typically the microphones and the speaker, but other components such as the plastics and the PCBs also have significant importance to the acoustic coefficient data.

Note that the ANC configuration parameters are application-specific, and must be recalculated following any change in the design of the acoustic elements of that application. Any mismatch between the acoustic coefficient data and the target application gives inferior ANC performance.

The signal path configuration settings are adjusted during product calibration to compensate for component tolerances. Also, calibration allows DC offsets in the headphone output path to be measured and compensated, thus reducing power consumption and minimizing any pops and clicks in the output signal path.

The ANC processor employs digital circuits to process the ambient noise (microphone) signals; the noise input path (analog or digital) is selected as described in Table 4-7. The selected source is filtered and processed in accordance with the acoustic parameters programmed into the CS47L63. The resulting noise cancelation signals can be mixed with the output signal paths using the fields described in Table 4-42.

Noise cancelation is applied selectively to different audio-frequency bands; a low-frequency limiter ensures that the ANC algorithms deliver noise reduction in the most sensitive frequency bands, without introducing distortion in other frequency bands.

The ANC processor is adaptive to different ambient noise levels in order to provide the most natural sound at the headphone audio output. The ANC signal processing supports a very high level of noise cancelation capability for a wide variety of headphone applications. It also incorporates a noise-gating function, which ensures that the noise cancelation performance is optimized across a wide range of input signal conditions.

Note that the ANC configuration data is lost whenever the VDD_D power domain is removed; the ANC configuration data must be downloaded to the CS47L63 each time the device is powered up.

The procedure for configuring the CS47L63 ANC functions is tailored to each customer's application; please contact your Cirrus Logic representative for more details.

4.7 Audio Serial Port

The CS47L63 provides two audio serial ports, ASP1–ASP2. Each interface is independently configurable on the respective transmit (TX) and receive (RX) paths. ASP1 supports up to eight channels of input and output signal paths; ASP2 supports up to four channels of input and output signal paths.

The data sources for the audio serial port transmit (TX) paths can be selected from any of the CS47L63 input signal paths, or from the digital-core processing functions. The audio serial port receive (RX) paths can be selected as inputs to any of the digital-core processing functions or digital-core outputs. See Section 4.3 for details of the digital-core routing options.

The ASPs provide flexible connectivity for multiple processors and other audio devices. Typical connections include Bluetooth wireless transceiver, applications processor, or external-sensor interface. A typical configuration is shown in Fig. 4-38.

Figure 4-38. Typical ASP Connections

In the general case, the ASP uses four pins:

- DOUT: data output
- DIN: data input
- BCLK: bit clock, for synchronization
- FSYNC: left/right data-alignment clock

In Master Mode, the clock signals BCLK and FSYNC are outputs from the CS47L63. In Slave Mode, these signals are inputs, as shown in Section 4.7.1.

The following interface formats are supported on ASP1–ASP2:

- TDM 0
- TDM 1
- I2S
- Left-justified
- TDM 1.5

The left-justified, TDM 0, and TDM 1.5 formats are valid in Master Mode only (i.e., BCLK and FSYNC are outputs from the CS47L63). These modes cannot be supported in Slave Mode.

The ASP interface formats are described in Section 4.7.2. The bit order is MSB-first in each case; data words are encoded in 2's complement (signed, fixed-point) format. Mono PCM operation can be supported using the TDM modes. Refer to Table 3-15 through Table 3-17 for signal timing information.

4.7.1 Master and Slave Mode Operation

The CS47L63 audio serial ports can operate as a master or slave, as shown in Fig. 4-39 and Fig. 4-40. The associated control bits are described in Section 4.8. Note that the BCLK and FSYNC signals are independently configurable as inputs or outputs, enabling mixed master/slave operation.

Figure 4-39. Master Mode

Figure 4-40. Slave Mode

4.7.2 Audio Data Formats

The CS47L63 audio serial ports can be configured to operate in I2S, left-justified, TDM 0, TDM 1, or TDM 1.5 interface modes. Note that left-justified, TDM 0, and TDM 1.5 modes are valid in Master Mode only (i.e., BCLK and FSYNC are outputs from the CS47L63).

The ASPs also provide flexibility to support multiple slots of audio data within each FSYNC frame. This flexibility allows multiple audio channels to be supported within a single FSYNC frame.

The data formats described in this section are generic descriptions, assuming only one stereo pair of audio samples per FSYNC frame. In these cases, the ASP is configured to transmit (or receive) in the first available position in each frame (i.e., the Slot 0 position). The options for multichannel operation are described in Section 4.7.3.

The audio data modes supported by the CS47L63 are described as follows. Note that the polarity of the BCLK and FSYNC signals can be inverted if required; unless otherwise noted, the following descriptions assume the default, noninverted polarity of these signals.

- In TDM modes, the left channel MSB is available 0, 1, or 1.5 BCLK cycles following a rising edge of FSYNC. Right-channel data immediately follows left channel data. Depending on word length, BCLK frequency, and sample rate, there may be unused BCLK cycles between the LSB of the right channel data and the next sample.

  In Master Mode, the FSYNC output resembles the frame pulse shown in Fig. 4-41 through Fig. 4-43. In Slave Mode, it is possible to use any length of frame pulse less than 1/Fs, providing the falling edge of the frame pulse occurs at least one BCLK period before the rising edge of the next frame pulse.

  TDM mode is suited to mono PCM operation—data that is output at the start of the FSYNC frame is read as mono data by the receiving equipment. Mono PCM data received by the CS47L63 can be routed and mixed with stereo signal paths using the control fields described in Section 4.3.

TDM 0 Mode data format is shown in Fig. 4-41.

Figure 4-41. TDM 0 Data Format

TDM 1 Mode data format is shown in Fig. 4-42.

Figure 4-42. TDM 1 Data Format

TDM 1.5 Mode data format is shown in Fig. 4-42. Note that, in TDM 1.5 Mode, the BCLK polarity must be inverted, as shown.

Figure 4-43. TDM 1.5 Data Format

- In I2S Mode, the MSB is available on the second rising edge of BCLK following a FSYNC transition. The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency, and sample rate, there may be unused BCLK cycles between the LSB of one sample and the MSB of the next.

  I2S Mode data format is shown in Fig. 4-44.

Figure 4-44. I2S Data Format

- In Left-Justified Mode, the MSB is available on the first rising edge of BCLK following a FSYNC transition. The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency, and sample rate, there may be unused BCLK cycles before each FSYNC transition.

Left-Justified Mode data format is shown in Fig. 4-45.

Figure 4-45. Left-Justified Data Format

4.7.3 ASP Time-Slot Configuration

Multichannel operation is supported on ASP1–ASP2, with up to eight channels of input and output on ASP1, and up to four channels of input and output on ASP2. A high degree of flexibility is provided to define the position of the audio samples within each FSYNC frame; the audio channel samples may be arranged in any order within the frame. Note that, on each interface, all input and output channels must operate at the same sample rate (Fs).

Each audio channel can be enabled or disabled independently on the transmit (TX) and receive (RX) signal paths. For each enabled channel, the audio samples are assigned to one time slot within the FSYNC frame.

In TDM modes, the time slots are ordered consecutively from the start of the FSYNC frame. In I2S and left-justified modes, the even-numbered time slots are arranged in the first half of the FSYNC frame, and the odd-numbered time slots are arranged in the second half of the frame.

The time slots are assigned independently for the transmit (TX) and receive (RX) signal paths. There is no requirement to assign every available time slot to an audio sample; slots may be left unused, if desired. Care is required, however, to ensure that no time slot is allocated to more than one audio channel.

The number of BCLK cycles within a slot is configurable; this is the slot length. The number of valid data bits within a slot is also configurable; this is the word length. The number of BCLK cycles per FSYNC frame must be configured; it must be ensured that there are enough BCLK cycles within each FSYNC frame to transmit or receive all of the enabled audio channels.

Examples of the ASP time-slot configurations are shown in Fig. 4-46 through Fig. 4-48.

Fig. 4-46 shows an example of TDM 1 Mode data format. Four enabled audio channels are shown, allocated to time slots 0 through 3.

Figure 4-46. TDM 1 Mode Example

Fig. 4-47 shows an example of I2S format. Four enabled channels are shown, allocated to time slots 0 through 3.

Figure 4-47. I2S Example

Fig. 4-48 shows an example of left-justified format. Six enabled channels are shown.

Figure 4-48. Left-Justified Example

4.7.4   ASP Operation Between Three or More Devices

The ASP operation described in Section 4.7.3 illustrates how multiple audio channels can be interleaved on a single DIN or DOUT pin. The interface allocates time slots, for use by each audio channel in turn. This configuration is implemented between two devices using the electrical connections shown Fig. 4-39 and Fig. 4-40.

It is also possible for the ASPs to operate between three or more devices. This allows one codec to transmit or receive audio data between two other devices simultaneously on a single ASP, as shown in Fig. 4-49, Fig. 4-50, and Fig. 4-51.

The CS47L63 provides full support for ASP operation between multiple devices. The DOUT pin can be tristated when not transmitting data, in order to allow other devices to transmit on the same wire. The behavior of the DOUT pin is configurable, to allow maximum flexibility to interface with other devices in this way.

Typical configurations of ASP operation between three devices are shown in Fig. 4-49, Fig. 4-50, and Fig. 4-51.

Figure 4-49. ASP Operation with CS47L63 as Master

Figure 4-50. ASP Operation with Other Codec as Master

Figure 4-51. ASP Operation with Processor as Master

4.8 Audio Serial Port Control

This section describes the configuration of the ASP signal paths.

ASP1 supports up to eight input signal paths and up to eight output signal paths. ASP2 supports up to four input signal paths and up to four output signal paths. The ASPs can be configured as master or slave interfaces; mixed master/slave configurations are also possible.

Each input and output signal path can be independently enabled or disabled. The ASP output (TX) and ASP input (RX) paths use shared BCLK and FSYNC control signals. The ASPs support flexible data formats, selectable word length, configurable time-slot allocations, and data-output (DOUT) tristate control.

The ASP interfaces provide full support for 32-bit data words (input and output). Audio data samples up to 32 bits can be routed to the ASP paths. Note that other signal paths and signal-processing blocks within the digital core are limited to 24-bit data length; data samples are truncated to 24-bit length if they are routed through any function that does not support 32-bit data words.

The audio serial ports can be reconfigured on-the-fly (i.e., while input/output channels are enabled), though some restrictions must be observed. Care is required to ensure that any on-the-fly reconfiguration does not cause corruption to the active signal paths.

4.8.1 ASP Sample-Rate Control

The ASP RX inputs may be selected as input to the digital mixers or signal-processing functions within the CS47L63 digital core. The ASP TX outputs are derived from the respective output mixers.

The sample rate for each audio serial port ASPn is configured using the respective ASPn_RATE field—see Table 4-20. The ASP supports on-the-fly changes to the sample-rate selection, but seamless transition of active channels is not possible.

Note that sample-rate conversion is required when routing the ASP paths to any signal chain that is asynchronous or configured for a different sample rate.

4.8.2 ASP Pin Configuration

The external connections associated with each ASP are implemented on multifunction GPIO pins, which must be configured for the respective ASP functions when required. The ASP connections are pin-specific alternative functions available on specific GPIO pins. See Section 4.12 to configure the GPIO pins for ASP operation.

The CS47L63 supports configurable drive-strength control for the digital-output pins. The drive strength of the ASP1–ASP2 output pins is configured using the respective GPIO control fields described in Table 4-56.

Integrated pull-up and pull-down resistors can be enabled on the ASPn_FSYNC, ASPn_BCLK and ASPn_DIN pins. This is provided as part of the GPIO functionality, and provides a flexible capability for interfacing with other devices. The CS47L63 also provides a bus-keeper function on the GPIO pins; the bus-keeper holds the logic level unchanged whenever the pin is undriven (e.g., if the signal is tristated)—see Section 4.12 for further details.

4.8.3 ASP Master/Slave Control

The audio serial ports can operate in master or slave modes and also in mixed master/slave configurations. In Master Mode, the BCLK and FSYNC signals are generated by the CS47L63 when any of the respective audio serial port channels is enabled. In Slave Mode, the BCLK and FSYNC pins are configured as inputs, to allow another device to drive the respective signals.

The BCLK master/slave configuration is set as follows:

- Master Mode is selected on the ASPn_BCLK pin by setting ASPn_BCLK_MSTR. In Master Mode, the ASPn_BCLK signal is generated by the CS47L63 if one or more ASPn channels is enabled.
- If the ASPn_BCLK_FRC bit is set in BCLK Master Mode, the ASPn_BCLK signal is output at all times, including when none of the ASPn channels is enabled.
- The ASPn_BCLK signal can be inverted in master or slave modes using the ASPn_BCLK_INV bit.

Note: BCLK inversion must be enabled (ASPn_BCLK_INV = 1) if TDM 1.5 Mode is selected.

The FSYNC master/slave configuration is set as follows:

- Master Mode is selected on the ASP*n*_FSYNC pin by setting ASP*n*_FSYNC_MSTR. In Master Mode, the ASP*n*_FSYNC signal is generated by the CS47L63 if one or more ASP*n* channels is enabled.

- If ASP*n*_FSYNC_FRC is set in FSYNC Master Mode, the ASP*n*_FSYNC signal is output at all times, including when none of the ASP*n* channels is enabled. Note that ASP*n*_FSYNC is derived from ASP*n*_BCLK, and an internal or external ASP*n*_BCLK signal must be present to generate ASP*n*_FSYNC.

- The ASP*n*_FSYNC signal can be inverted in master or slave modes using the ASP*n*_FSYNC_INV bit.

The ASP master/slave control registers are described in Table 4-34. Note that all ASP*n* channels should be disabled when changing the master/slave configuration of the respective ASP.

Table 4-34. ASP Master/Slave Control

Register Address	Bit	Label	Default	Description
R24584 (0x6008) ASP1_CONTROL2	6	ASP1_BCLK_INV	0	ASP1 Audio Serial Port BCLK Invert 0 = ASP1_BCLK not inverted 1 = ASP1_BCLK inverted
	5	ASP1_BCLK_FRC	0	ASP1 Audio Serial Port BCLK Output Control 0 = Normal 1 = ASP1_BCLK always enabled in Master Mode
	4	ASP1_BCLK_MSTR	0	ASP1 Audio Serial Port BCLK Master Select 0 = ASP1_BCLK Slave Mode 1 = ASP1_BCLK Master Mode
	2	ASP1_FSYNC_INV	0	ASP1 Audio Serial Port FSYNC Invert 0 = ASP1_FSYNC not inverted 1 = ASP1_FSYNC inverted
	1	ASP1_FSYNC_FRC	0	ASP1 Audio Serial Port FSYNC Output Control 0 = Normal 1 = ASP1_FSYNC always enabled in Master Mode
	0	ASP1_FSYNC_MSTR	0	ASP1 Audio Serial Port FSYNC Master Select 0 = ASP1_FSYNC Slave Mode 1 = ASP1_FSYNC Master Mode
R24712 (0x6088) ASP2_CONTROL2	6	ASP2_BCLK_INV	0	ASP2 Audio Serial Port BCLK Invert 0 = ASP2_BCLK not inverted 1 = ASP2_BCLK inverted
	5	ASP2_BCLK_FRC	0	ASP2 Audio Serial Port BCLK Output Control 0 = Normal 1 = ASP2_BCLK always enabled in Master Mode
	4	ASP2_BCLK_MSTR	0	ASP2 Audio Serial Port BCLK Master Select 0 = ASP2_BCLK Slave Mode 1 = ASP2_BCLK Master Mode
	2	ASP2_FSYNC_INV	0	ASP2 Audio Serial Port FSYNC Invert 0 = ASP2_FSYNC not inverted 1 = ASP2_FSYNC inverted
	1	ASP2_FSYNC_FRC	0	ASP2 Audio Serial Port FSYNC Output Control 0 = Normal 1 = ASP2_FSYNC always enabled in Master Mode
	0	ASP2_FSYNC_MSTR	0	ASP2 Audio Serial Port FSYNC Master Select 0 = ASP2_FSYNC Slave Mode 1 = ASP2_FSYNC Master Mode

4.8.4   ASP Signal Path Enable

The ASP1 interface supports up to eight input (RX) channels and up to eight output (TX) channels. The ASP2 interface supports up to four input (RX) channels and up to four output (TX) channels. Each channel is enabled or disabled using the bits defined in Table 4-35.

The system clock, SYSCLK, must be configured and enabled before any audio path is enabled. The ASYNCCLK clock may also be required, depending on the path configuration. See Section 4.10 for details of the system clocks.

The audio serial ports can be reconfigured on-the-fly (i.e., while input/output channels are enabled), though some restrictions must be observed, as noted in the respective functional descriptions. Care is required to ensure that any on-the-fly reconfiguration does not cause corruption to the active signal paths.

The CS47L63 performs automatic checks to confirm that the SYSCLK and ASYNCCLK frequencies are high enough to support the commanded signal paths and processing functions. If the frequency is too low, an attempt to enable an ASP signal path fails. Note that active signal paths are not affected under such circumstances.

The ASP signal-path-enable registers are described in Table 4-35.

Table 4-35. ASP Signal Path Enable

Register Address	Bit	Label	Default	Description
R24576 (0x6000) ASP1_ENABLES1	23	ASP1_RX8_EN	0	ASP1 Audio Serial Port RX Channel n Enable
	22	ASP1_RX7_EN	0	0 = Disabled
	21	ASP1_RX6_EN	0	1 = Enabled
	20	ASP1_RX5_EN	0	
	19	ASP1_RX4_EN	0	
	18	ASP1_RX3_EN	0	
	17	ASP1_RX2_EN	0	
	16	ASP1_RX1_EN	0	
	7	ASP1_TX8_EN	0	ASP1 Audio Serial Port TX Channel n Enable
	6	ASP1_TX7_EN	0	0 = Disabled
	5	ASP1_TX6_EN	0	1 = Enabled
	4	ASP1_TX5_EN	0	
	3	ASP1_TX4_EN	0	
	2	ASP1_TX3_EN	0	
	1	ASP1_TX2_EN	0	
	0	ASP1_TX1_EN	0	
R24704 (0x6080) ASP2_ENABLES1	19	ASP2_RX4_EN	0	ASP2 Audio Serial Port RX Channel n Enable
	18	ASP2_RX3_EN	0	0 = Disabled
	17	ASP2_RX2_EN	0	1 = Enabled
	16	ASP2_RX1_EN	0	
	3	ASP2_TX4_EN	0	ASP2 Audio Serial Port TX Channel n Enable
	2	ASP2_TX3_EN	0	0 = Disabled
	1	ASP2_TX2_EN	0	1 = Enabled
	0	ASP2_TX1_EN	0	

4.8.5   ASP BCLK and FSYNC Control

The ASPn_FSYNC frequency is configured using ASPn_RATE (see Table 4-20). This field selects one of up to six sample rates as described in Section 4.10.2.

- If ASPn_RATE < 0x8, ASPn is referenced to the SYSCLK clocking domain and the applicable frequency depends upon the SAMPLE_RATE_1, SAMPLE_RATE_2, SAMPLE_RATE_3, or SAMPLE_RATE_4 fields.
- If ASPn_RATE ≥ 0x8, ASPn is referenced to the ASYNCCLK clocking domain and the applicable frequency depends upon the ASYNC_SAMPLE_RATE_1 or ASYNC_SAMPLE_RATE_2 fields.

The ASPn_BCLK frequency is configured using ASPn_BCLK_FREQ, as described in Table 4-36. Note that the BCLK frequency must be configured if ASPn_BCLK_MSTR = 1 or ASPn_FSYNC_MSTR = 1. In Slave Mode (ASPn_BCLK_MSTR = 0 and ASPn_FSYNC_MSTR = 0), the ASPn_BCLK_FREQ field is not used.

Note that, if BCLK_MSTR = 1, the selected ASPn_BCLK frequency must be less than or equal to SYSCLK / 2, or ASYNCCLK / 2, as applicable. See Section 4.10 for details of the SYSCLK and ASYNCCLK clock domains, and the associated control registers.

Note that all ASPn channels should be disabled when changing the BCLK frequency of the respective ASP.

Table 4-36. ASP BCLK Control

Register Address	Bit	Label	Default	Description
R24580 (0x6004) ASP1_ CONTROL1	5:0	ASP1_BCLK_ FREQ[5:0]	0x28	ASP1_BCLK Rate 0x0C = 128 kHz　　　　0x15 = 768 kHz　　　　0x26 = 5.6448 MHz 0x0D = 176.4 kHz　　　0x17 = 1.024 MHz　　　0x28 = 6.144 MHz 0x0E = 192 kHz　　　　0x19 = 1.4112 MHz　　0x2F = 8.192 MHz 0x0F = 256 kHz　　　　0x1B = 1.536 MHz　　　0x31 = 11.2896 MHz 0x10 = 352.8 kHz　　　0x1D = 2.048 MHz　　　0x33 = 12.288 MHz 0x11 = 384 kHz　　　　0x1F = 2.8824 MHz　　0x39 = 22.5792 MHz 0x12 = 512 kHz　　　　0x21 = 3.072 MHz　　　0x3B = 24.576 MHz 0x13 = 705.6 kHz　　　0x24 = 4.096 MHz　　　All other codes are reserved
R24708 (0x6084) ASP2_ CONTROL1	5:0	ASP2_BCLK_ FREQ[5:0]	0x28	ASP2_BCLK Rate 0x0C = 128 kHz　　　　0x15 = 768 kHz　　　　0x26 = 5.6448 MHz 0x0D = 176.4 kHz　　　0x17 = 1.024 MHz　　　0x28 = 6.144 MHz 0x0E = 192 kHz　　　　0x19 = 1.4112 MHz　　0x2F = 8.192 MHz 0x0F = 256 kHz　　　　0x1B = 1.536 MHz　　　0x31 = 11.2896 MHz 0x10 = 352.8 kHz　　　0x1D = 2.048 MHz　　　0x33 = 12.288 MHz 0x11 = 384 kHz　　　　0x1F = 2.8824 MHz　　0x39 = 22.5792 MHz 0x12 = 512 kHz　　　　0x21 = 3.072 MHz　　　0x3B = 24.576 MHz 0x13 = 705.6 kHz　　　0x24 = 4.096 MHz　　　All other codes are reserved

4.8.6　ASP Digital Audio Data Control

The fields controlling the audio data format, word length, and slot configurations for ASP1–ASP2 are described in Table 4-37 and Table 4-38 respectively.

The ASPn data format is configured using ASPn_FMT. Note that left-justified, TDM 0, and TDM 1.5 modes are valid in Master Mode only (i.e., BCLK and FSYNC are outputs from the CS47L63). BCLK inversion must be enabled (ASPn_ BCLK_INV = 1) if TDM 1.5 Mode is selected.

The ASPn slot width is the number of BCLK cycles in each time slot within the overall FSYNC frame. This is configured using the ASPn_TX_WIDTH and ASPn_RX_WIDTH fields. In typical use cases, the slot width is equal to the data width (i.e., number of data bits per sample).

The data width (number of valid data bits within each time slot) is configurable using ASPn_TX_WL and ASPn_RX_WL. If the data width is less than the slot width, there are unused BCLK cycles at the end of each time slot; the unused data bits in these cycles are set to 0 on the TX paths and are ignored on the RX paths.

For each ASP input (RX) and ASP output (TX) channel, the position of the audio data sample within the FSYNC frame is configurable. The x_SLOT fields define the time-slot position of the audio sample for the associated audio channel. Valid selections are Slot 0 upwards. The time slots are numbered as shown in Fig. 4-46 through Fig. 4-48.

Note that, in TDM modes, the time slots are ordered consecutively from the start of the FSYNC frame. In I2S and left-justified modes, the even-numbered time slots are arranged in the first half of the FSYNC frame, and the odd-numbered time slots are arranged in the second half of the frame.

The ASP1 data control fields are described in Table 4-37. Note that all ASP*n* channels should be disabled when changing the ASP*n* data format. The slot-configuration fields can be updated on-the-fly, subject to the conditions noted in Table 4-37.

Table 4-37. ASP1 Digital Audio Data Control

Register Address	Bit	Label	Default	Description
R24584 (0x6008) ASP1_CONTROL2	31:24	ASP1_RX_WIDTH[7:0]	0x18	ASP1 RX Slot Width (Number of BCLK cycles per slot) Integer (LSB = 1); Valid from 16 to 128. All ASP1 RX channels must be disabled when writing to this field.
	23:16	ASP1_TX_WIDTH[7:0]	0x18	ASP1 TX Slot Width (Number of BCLK cycles per slot) Integer (LSB = 1); Valid from 16 to 128. All ASP1 TX channels must be disabled when writing to this field.
	10:8	ASP1_FMT[2:0]	010	ASP1 Audio Serial Port Format 000 = TDM 1 Mode 001 = TDM 0 Mode 010 = I2S Mode 011 = Left-Justified Mode 100 = TDM 1.5 Mode Other codes are reserved. All ASP1 channels must be disabled when writing to this field.
R24592 (0x6010) ASP1_FRAME_ CONTROL1	29:24	ASP1_TX4_SLOT[5:0]	0x3	ASP1 TX Channel n Slot position Defines the TX time slot position of the Channel n audio sample. Integer (LSB=1); Valid from 0 to 63. TX Channel n must be disabled when configuring the respective slot-position field.
	21:16	ASP1_TX3_SLOT[5:0]	0x2	
	13:8	ASP1_TX2_SLOT[5:0]	0x1	
	5:0	ASP1_TX1_SLOT[5:0]	0x0	
R24596 (0x6014) ASP1_FRAME_ CONTROL2	29:24	ASP1_TX8_SLOT[5:0]	0x7	
	21:16	ASP1_TX7_SLOT[5:0]	0x6	
	13:8	ASP1_TX6_SLOT[5:0]	0x5	
	5:0	ASP1_TX5_SLOT[5:0]	0x4	
R24608 (0x6020) ASP1_FRAME_ CONTROL5	29:24	ASP1_RX4_SLOT[5:0]	0x3	ASP1 RX Channel n Slot position Defines the RX time slot position of the Channel n audio sample. Integer (LSB=1); Valid from 0 to 63. RX Channel n must be disabled when configuring the respective slot-position field.
	21:16	ASP1_RX3_SLOT[5:0]	0x2	
	13:8	ASP1_RX2_SLOT[5:0]	0x1	
	5:0	ASP1_RX1_SLOT[5:0]	0x0	
R24612 (0x6024) ASP1_FRAME_ CONTROL6	29:24	ASP1_RX8_SLOT[5:0]	0x7	
	21:16	ASP1_RX7_SLOT[5:0]	0x6	
	13:8	ASP1_RX6_SLOT[5:0]	0x5	
	5:0	ASP1_RX5_SLOT[5:0]	0x4	
R24624 (0x6030) ASP1_DATA_ CONTROL1	5:0	ASP1_TX_WL[5:0]	0x20	ASP1 TX Data Width (Number of valid data bits per slot) Integer (LSB = 1); Valid from 16 to 32. All ASP1 TX channels must be disabled when writing to this field.
R24640 (0x6040) ASP1_DATA_ CONTROL5	5:0	ASP1_RX_WL[5:0]	0x20	ASP1 RX Data Width (Number of valid data bits per slot) Integer (LSB = 1); Valid from 16 to 32. All ASP1 RX channels must be disabled when writing to this field.

The ASP2 data control fields are described in Table 4-38.

Table 4-38. ASP2 Digital Audio Data Control

Register Address	Bit	Label	Default	Description
R24712 (0x6088) ASP2_CONTROL2	31:24	ASP2_RX_WIDTH[7:0]	0x18	ASP2 RX Slot Width (Number of BCLK cycles per slot) Integer (LSB = 1); Valid from 16 to 128. All ASP2 RX channels must be disabled when writing to this field.
	23:16	ASP2_TX_WIDTH[7:0]	0x18	ASP2 TX Slot Width (Number of BCLK cycles per slot) Integer (LSB = 1); Valid from 16 to 128. All ASP2 TX channels must be disabled when writing to this field.
	10:8	ASP2_FMT[2:0]	010	ASP2 Audio Serial Port Format 000 = TDM 1 Mode 001 = TDM 0 Mode 010 = I2S Mode 011 = Left-Justified Mode 100 = TDM 1.5 Mode Other codes are reserved.
R24720 (0x6090) AS2_FRAME_ CONTROL1	29:24	ASP2_TX4_SLOT[5:0]	0x3	ASP2 TX Channel n Slot position
	21:16	ASP2_TX3_SLOT[5:0]	0x2	Defines the TX time slot position of the Channel n audio sample.
	13:8	ASP2_TX2_SLOT[5:0]	0x1	Integer (LSB=1); Valid from 0 to 63.
	5:0	ASP2_TX1_SLOT[5:0]	0x0	TX Channel n must be disabled when configuring the respective slot-position field.
R24736 (0x60A0) ASP2_FRAME_ CONTROL5	29:24	ASP2_RX4_SLOT[5:0]	0x3	ASP2 RX Channel n Slot position
	21:16	ASP2_RX3_SLOT[5:0]	0x2	Defines the RX time slot position of the Channel n audio sample.
	13:8	ASP2_RX2_SLOT[5:0]	0x1	Integer (LSB=1); Valid from 0 to 63.
	5:0	ASP2_RX1_SLOT[5:0]	0x0	RX Channel n must be disabled when configuring the respective slot-position field.
R24752 (0x60B0) ASP2_DATA_ CONTROL1	5:0	ASP2_TX_WL[5:0]	0x20	ASP2 TX Data Width (Number of valid data bits per slot) Integer (LSB = 1); Valid from 16 to 32. All ASP2 TX channels must be disabled when writing to this field.
R24768 (0x60C0) ASP2_DATA_ CONTROL5	5:0	ASP2_RX_WL[5:0]	0x20	ASP2 RX Data Width (Number of valid data bits per slot) Integer (LSB = 1); Valid from 16 to 32. All ASP2 RX channels must be disabled when writing to this field.

4.8.7 DOUT Tristate Control

If the CS47L63 is not transmitting data, the DOUT signal is either held at Logic 0 or is undriven (high impedance). The behavior is configured using ASP*n*_DOUT_HIZ_CTRL.

   • If one or more TX channels is enabled, the DOUT drive status during unused time slots is controlled by Bit 0 of ASP*n*_DOUT_HIZ_CTRL.

   • If all TX channels are disabled, the DOUT drive status is controlled by Bit 1 of ASP*n*_DOUT_HIZ_CTRL.

The ASP*n*_DOUT tristate-control fields are described in Table 4-39.

Table 4-39. ASP TDM and Tristate Control

Register Address	Bit	Label	Default	Description
R24588 (0x600C) ASP1_CONTROL3	1:0	ASP1_DOUT_HIZ_ CTRL[1:0]	10	ASP1_DOUT Tristate Control 00 = Logic 0 during unused time slots, Logic 0 if all transmit channels are disabled 01 = High impedance during unused time slots, Logic 0 if all transmit channels are disabled 10 = Logic 0 during unused time slots, High impedance if all transmit channels are disabled 11 = High impedance during unused time slots, High impedance if all transmit channels are disabled
R24716 (0x608C) ASP2_CONTROL3	1:0	ASP2_DOUT_HIZ_ CTRL[1:0]	10	ASP2_DOUT Tristate Control 00 = Logic 0 during unused time slots, Logic 0 if all transmit channels are disabled 01 = High impedance during unused time slots, Logic 0 if all transmit channels are disabled 10 = Logic 0 during unused time slots, High impedance if all transmit channels are disabled 11 = High impedance during unused time slots, High impedance if all transmit channels are disabled

4.9 Output Signal Path

The CS47L63 provides a mono analog-output signal path, which is provided on the OUTP and OUTN pins.

The output path incorporates a high-performance 24-bit sigma-delta DAC. The output path supports direct connection to a headphone load, with no requirement for AC coupling capacitors.

Digital volume control is available, with programmable ramp control for smooth, glitch-free operation. The output from the ANC processor can be mixed as shown in Fig. 4-52. The output driver is current limited to protect against short-circuit conditions.

The CS47L63 output signal paths are shown in Fig. 4-52.

Figure 4-52. Output Signal Paths

4.9.1 Output Signal Path Enable

The output signal path is enabled using OUT1L_EN as described in Table 4-40.

The output signal path is muted by default. It is recommended that deselecting the mute should be the final step of the path-enable control sequence. Similarly, the mute should be selected as the first step of the path-disable control sequence. The output signal path mute function is controlled using the bits described in Table 4-40.

The system clock, SYSCLK, must be configured and enabled before any audio path is enabled. The ASYNCCLK may also be required, depending on the path configuration. See Section 4.10 for details of the system clocks.

The CS47L63 performs automatic checks to confirm that the SYSCLK frequency is high enough to support the output signal paths and associated DACs. If the frequency is too low, an attempt to enable an output signal path fails. Note that active signal paths are not affected under such circumstances.

The CS47L63 schedules a pop-suppressed control sequence to enable or disable the analog output driver. This is automatically managed by the codec when the OUT1L_EN bit is set or cleared. The control sequence provides input to the interrupt circuit and can be used to trigger an interrupt event when a sequence completes—see Section 4.11.

The output path status can be output directly on a GPIO pin as an external indication of the output driver condition. See Section 4.12 to configure a GPIO pin for this function.

The status bits in register 0x4808 indicate the status of the output signal path. If an underclocked error condition occurs, these bits can be used to indicate which signal paths have been enabled.

Table 4-40. Output Signal Path Enable

Register Address	Bit	Label	Default	Description
R18436 (0x4804) OUTPUT_ENABLE_1	1	OUT1L_EN	0	Output Path 1 (left) enable 0 = Disabled 1 = Enabled
R18440 (0x4808) OUTPUT_STATUS_1	1	OUT1L_STS	0	Output Path 1 (left) status 0 = Disabled 1 = Enabled

4.9.2   Output Signal Path Clocking and Sample-Rate Control

The output signal path is derived from the respective output mixer within the CS47L63 digital core. The sample rate for the output signal path is configured using OUT_RATE—see Table 4-20. Note that sample-rate conversion is required when routing the output signal paths to any signal chain that is asynchronous or configured for a different sample rate.

A clock signal (DAC clock) is required for the output signal-path circuit. The clock source is selected using OUT_CLK_SRC. The DAC clock must be synchronized with whichever clock domain is associated with the OUT_RATE setting:

- If OUT_RATE is configured for one of the SYSCLK-related sample rates (SAMPLE_RATE_*n*), then OUT_CLK_SRC must select SYSCLK as the clock source.
- If OUT_RATE is configured for one of the ASYNCCLK-related sample rates (ASYNC_SAMPLE_RATE_*n*), then OUT_CLK_SRC must select ASYNCCLK as the clock source.

Note that the output path must be disabled (OUT1L_EN = 0) before changing OUT_CLK_SRC.

The OUT_CLK_SRC register is defined in Table 4-41. The OUT_RATE field is defined in Table 4-20.

Table 4-41. Output Signal Path Clocking Control

Register Address	Bit	Label	Default	Description
R18444 (0x480C) OUTPUT_CONTROL1	2:0	OUT_CLK_SRC[2:0]	000	DAC clock source 000 = SYSCLK 001 = ASYNCCLK All other codes are reserved **Note:** The output path must be disabled before changing the clock source

4.9.3   Output Signal Path ANC Control

The CS47L63 incorporates a mono ANC processor that can provide noise reduction in many different operating conditions. The noise cancelation signal can be mixed into the OUT1L signal path using OUT1L_ANC_SRC, as described in Table 4-42. See Section 4.6 for further details of the ANC function.

Notes: If the ANC signal is mixed in the output path, the output-path sample rate (OUT_RATE—see Table 4-20) must be configured for one of the SYSCLK-related sample rates (SAMPLE_RATE_*n*).

Table 4-42. Output Signal Path Control

Register Address	Bit	Label	Default	Description
R18464 (0x4820) OUT1L_CONTROL_1	17:16	OUT1L_ANC_SRC[1:0]	00	OUT1L ANC source select 00 = Disabled 10 = Reserved 01 = ANC Left channel 11 = Reserved

4.9.4   Output Path Digital Volume Control

A digital volume control is provided on the output signal path, providing –64 to +31.5 dB gain adjustment in 0.5 dB steps. The volume is controlled using OUT1L_VOL as described in Table 4-43. A digital mute control is also provided; this is selected using OUT1L_MUTE.

The OUT_VU bit controls the loading of the output signal path digital volume and mute controls. When writing to OUT1L_VOL or OUT1L_MUTE, the new values are only effective if a 1 is written to OUT_VU.

Whenever the gain or mute setting is changed, the signal path gain is ramped up or down to the new settings at a programmable rate. For increasing gain (or unmute), the rate is controlled by OUT_VI_RAMP. For decreasing gain (or mute), the rate is controlled by OUT_VD_RAMP. Note that the OUT_VI_RAMP and OUT_VD_RAMP fields should not be changed while a volume ramp is in progress.

Although the digital-volume controls provide 0.5 dB steps, the internal circuits provide signal gain adjustment in 0.125-dB steps. This allows a very high degree of gain control—smooth volume ramping under all operating conditions.

The digital volume control registers are described in Table 4-43.

Table 4-43. Output Signal Path Digital Volume Control

Register Address	Bit	Label	Default	Description
R18448 (0x4810) OUTPUT_ VOLUME_RAMP	6:4	OUT_VD_ RAMP[2:0]	010	Output Volume Decreasing Ramp Rate (seconds/6 dB) This field should not be changed while a volume ramp is in progress. 000 = 0 ms 011 = 2 ms 110 = 15 ms 001 = 0.5 ms 100 = 4 ms 111 = 30 ms 010 = 1 ms 101 = 8 ms
	2:0	OUT_VI_ RAMP[2:0]	010	Output Volume Increasing Ramp Rate (seconds/6 dB) This field should not be changed while a volume ramp is in progress. 000 = 0 ms 011 = 2 ms 110 = 15 ms 001 = 0.5 ms 100 = 4 ms 111 = 30 ms 010 = 1 ms 101 = 8 ms
R18456 (0x4818) OUT1L_ VOLUME_1	9	OUT_VU	0	Output Signal Path Volume Update. Write 1 to update the output path volume and mute settings.
	8	OUT1L_MUTE	1	Output Path 1 (Left) Digital Mute 0 = Unmute 1 = Mute
	7:0	OUT1L_VOL[7:0]	0x80	Output Path 1 (Left) Digital Volume, –64 dB to +31.5 dB in 0.5 dB steps 0x00 = –64 dB 0x80 = 0 dB 0xC0 to 0xFF = Reserved 0x01 = –63.5 dB … (0.5 dB steps) … (0.5 dB steps) 0xBF = +31.5 dB

4.9.5   Short Circuit Protection

The output driver incorporates an over-current detection function which can be used during product assembly to detect short-circuit conditions. In the presence of a test signal, the following conditions can be detected:

- Short across load (OUTP to OUTN)
- Short to ground (OUTP/OUTN to GND)
- Short to supply (OUTP/OUTN to VDD)

The over-current detection is enabled using HP1L_OCD_EN. If enabled, an over-current is detected if the output current exceeds 70 mA (typical).

Note: When writing to HP1L_OCD_EN, take care not to change other nonzero bits that are configured at the same register address.

A test signal must be present in order to detect the short-circuit condition. For typical applications, a 1 kHz test signal generating an output of 0.5 V_{RMS} is recommended, ensuring detection of short-circuit resistance 3 ohm or less.

The output driver is automatically disabled if an over-current is detected; the output driver remains disabled until it is reset by clearing OUT1L_EN.

The over-current detection provides input to the interrupt controller and can be used to trigger an interrupt when an over-current event occurs. See Section 4.11 for details of the CS47L63 interrupt controller.

For normal operation, it is recommended to disable the over-current detection, to ensure large signal excursions to not trigger the protection mechanism.

Table 4-44. Short-Circuit Protection

Register Address	Bit	Label	Default	Description
R9388 (0x24AC) HP_OCD_CTRL1	0	HP1L_OCD_EN	0	Output Path over-current detection control 0 = Disabled 1 = Enabled **Note:** Recommended for short-circuit detection during product-assembly testing only; over-current detection should be disabled for normal operation.

4.9.6   Headphone Output

The output driver should be configured to match the external load conditions, using the HP1L_CFG register field as described in Table 4-45.

Note: When writing to HP1L_CFG, take care not to change other nonzero bits that are configured at the same register address.

Table 4-45. Output Signal Path Configuration

Register Address	Bit	Label	Default	Description
R19824 (0x4D70)	15:13	HP1L_CFG[2:0]	010	Output Path load optimization This field should be set according to the DC resistance of the external load. 011 = DC resistance less than 20 ohms 010 = DC resistance 20 ohms or greater All other codes are reserved

The headphone driver output is suitable for direct connection to an external load as shown in Fig. 4-53.

Figure 4-53. Headphone Connection

4.10 Clocking and Sample Rates

The CS47L63 requires a clock reference for its internal functions and also for the input (ADC) paths and audio serial ports. Under typical clocking configurations, all commonly used audio sample rates can be derived directly from the external reference; for additional flexibility, the CS47L63 incorporates two FLL circuits to perform frequency conversion and filtering. An internal oscillator can also provide the clock reference, suitable for always-on voice applications, without any external clock required.

External clock signals may be connected via the MCLK1 and MCLK2 input pins. In ASP Slave Modes, the BCLK signals may be used as a reference for the system clocks. To avoid audible glitches, all clock configurations must be set up before enabling playback.

4.10.1 System Clocking Overview

The CS47L63 supports three clock domains—SYSCLK, ASYNCCLK, and DSPCLK.

The SYSCLK and ASYNCCLK clocks are the reference clocks for all the audio signal paths on the CS47L63. Up to six different sample rates may be independently selected for audio interfaces and other input/output signal paths; each selected sample rate must be synchronized either to SYSCLK or ASYNCCLK, as described in Section 4.10.2.

The SYSCLK and ASYNCCLK clock domains are independent (i.e., not synchronized). Multichannel full-duplex sample-rate conversion is supported, allowing asynchronous audio data to be mixed and to be routed between independent interfaces. See Section 4.3 for further details.

The DSPCLK clock domain is the reference clock for the programmable Halo Core DSP on the CS47L63. A wide range of frequencies can be supported; a programmable clock divider is provided for the DSP, allowing the clocking (and power consumption) to be optimized according to the applicable processing requirements. See Section 4.3 for further details.

Note: There is no requirement for DSPCLK to be synchronized to SYSCLK or ASYNCCLK. The DSPCLK controls the software execution in the DSPs; audio outputs from the DSP are synchronized either to SYSCLK or ASYNCCLK, regardless of the applicable DSPCLK rate.

Excluding the DSP, each subsystem within the CS47L63 digital core is clocked at a dynamically controlled rate, limited by the SYSCLK (or ASYNCCLK) frequency. For maximum signal mixing and processing capacity, it is recommended that the highest possible SYSCLK and ASYNCCLK frequencies are configured.

The DSP is clocked at the DSPCLK rate (or supported divisions of the DSPCLK frequency). The DSPCLK configuration must ensure that sufficient clock cycles are available for the processing requirements of the DSP. The requirements vary, according to the particular software that is in use.

4.10.2 Sample-Rate Control

The CS47L63 supports two independent clock domains for the audio signal paths, referenced to SYSCLK and ASYNCCLK respectively. Different sample rates may be selected for each of the digital audio interfaces (ASP*n*) and for the input (ADC/PDM) paths, but each enabled interface must be synchronized to SYSCLK or ASYNCCLK.

- A maximum of four different sample rates can be selected using SAMPLE_RATE_1, SAMPLE_RATE_2, SAMPLE_RATE_3, and SAMPLE_RATE_4. These must each be numerically related to each other and to the SYSCLK frequency (further details of these requirements are provided in Table 4-46 and the accompanying text).

- A maximum of two different sample rates can be selected using ASYNC_SAMPLE_RATE_1 and SAMPLE_RATE_2. These must each be numerically related to each other and to the ASYNCCLK frequency (further details of these requirements are provided in Table 4-46 and the accompanying text).

Each of the audio interfaces, input paths, and output paths is associated with one of the sample rates selected by the SAMPLE_RATE_*n* or ASYNC_SAMPLE_RATE_*n* fields.

Note that, if any two interfaces are operating at the same sample rate, but are not synchronized, one of these must be referenced to the ASYNCCLK domain, and the other to the SYSCLK domain.

When any of the SAMPLE_RATE_*n* or ASYNC_SAMPLE_RATE_*n* fields is written to, the activation of the new setting is automatically synchronized by the CS47L63 to ensure continuity of all active signal paths. The SAMPLE_RATE_*n*_STS and ASYNC_SAMPLE_RATE_*n*_STS bits provide indication of the sample rate selections that have been implemented.

The following restrictions must be observed regarding the sample-rate control configuration:

- The input (ADC/DMIC) signal paths must always be associated with the SYSCLK clocking domain.
- If 384 kHz or 768 kHz PDM clock rate is selected, the supported sample rate for the respective input paths is restricted as described in Table 4-1. The sample rate for the input signal paths can be set globally, or can be configured independently for each input channel—see Section 4.2.5.
- ASRC1 supports sample rates 8–192 kHz. The ratio of the two sample rates must not exceed 6.
- LSRC2 input rate must be 16 kHz, 24 kHz, 32 kHz, or 44.1 kHz. The LSRC2 output rate must be 48 kHz.
- LSRC3 input rate must be 48 kHz. The LSRC3 output rate must be 16 kHz, 24 kHz, 32 kHz, or 44.1 kHz.
- The isochronous sample-rate converters (ISRCs) support sample rates 8–192 kHz. The sample-rate conversion ratio must be an integer (1–24) or equal to 1.5.
- All external clock references (MCLK input or Slave Mode ASP input) must be within 1% of the applicable register field settings.

4.10.3   System Clock Configuration

The system clocks (SYSCLK, ASYNCCLK, and DSPCLK) may be provided directly from external inputs (MCLK, or Slave Mode BCLK inputs). Alternatively, SYSCLK can be derived using the integrated FLLs, with MCLK, BCLK, or the internal oscillator (see Section 4.10.4) as a reference. Each clock is configured independently, as described in the following sections.

The SYSCLK (and ASYNCCLK, when applicable) clocks must be configured and enabled before any audio path is enabled. The DSPCLK clock must be configured and enabled, if running firmware applications on any of the DSPs.

4.10.3.1   SYSCLK Configuration

The required SYSCLK frequency is dependent on the SAMPLE_RATE_*n* fields. Table 4-46 illustrates the valid SYSCLK frequencies for every supported sample rate.

The SYSCLK frequency must be valid for all of the SAMPLE_RATE_*n* fields. It follows that all of the SAMPLE_RATE_*n* fields must select numerically-related values, that is, all from the same group of sample rates as represented in Table 4-46.

Table 4-46. SYSCLK Frequency Selection

SYSCLK Frequency (MHz)	SYSCLK_FREQ	SYSCLK_FRAC	Sample Rate (kHz)	SAMPLE_RATE_n
6.144 12.288 24.576 49.152 98.304	000 001 010 011 100	0	12	0x01
			24	0x02
			48	0x03
			96	0x04
			192	0x05
			8	0x11
			16	0x12
			32	0x13
5.6448 11.2896 22.5792 45.1584 90.3168	000 001 010 011 100	1	11.025	0x09
			22.05	0x0A
			44.1	0x0B
			88.2	0x0C
			176.4	0x0D

Note: The SAMPLE_RATE_n fields must each be set to a value from the same group of sample rates, and from the same group as the SYSCLK frequency.

SYSCLK_SRC is used to select the SYSCLK source, as described in Table 4-48. The source may be MCLKn, ASPn_BCLK, or FLLn. If an FLL circuit is selected as the source, the relevant FLL must be enabled and configured, as described in Section 4.10.7.

Note: If FLL1 or FLL2 is selected as SYSCLK source, two different clock frequencies are available. Typical use cases should select a SYSCLK frequency equal to F_{FLLn} × 2 (i.e., in the range 90–100 MHz). A lower frequency selection, equal to F_{FLLn}, is provided to support low-power always-on use cases.

SYSCLK_FREQ and SYSCLK_FRAC must be set according to the frequency of the selected SYSCLK source.

The SYSCLK-referenced circuits within the digital core are clocked at a dynamically controlled rate that is limited by the SYSCLK frequency. For maximum signal mixing and processing capacity, the highest possible SYSCLK frequency should be used.

The SAMPLE_RATE_n fields are set according to the sample rates that are required by one or more of the CS47L63 audio interfaces. The CS47L63 supports sample rates ranging from 8–192 kHz. See Section 4.10.2 for further details of the supported sample rates for each of the digital-core functions.

The SYSCLK signal is enabled by setting SYSCLK_EN. The applicable clock source (MCLKn, ASPn_BCLK, or FLLn) must be enabled before setting SYSCLK_EN. This bit should be cleared before stopping or removing the applicable clock source.

The CS47L63 supports seamless switching between clock sources. To change the SYSCLK configuration while SYSCLK is enabled, the SYSCLK_FRAC, SYSCLK_FREQ, and SYSCLK_SRC fields must be updated together in one register write operation. Note that, if changing the frequency only (not the source), SYSCLK_EN should be cleared before the clock frequency is updated. The current SYSCLK frequency and source can be read from the SYSCLK_FREQ_STS and SYSCLK_SRC_STS fields respectively.

The CS47L63 performs automatic checks to confirm that the SYSCLK frequency is high enough to support the commanded signal paths and processing functions. If the frequency is too low, an attempt to enable a signal path or processing function fails. Note that active signal paths are not affected under such circumstances.

The SYSCLK frequency check provides input to the interrupt-control circuit and can be used to trigger an interrupt event if the frequency is not high enough to support the commanded functionality—see Section 4.11.

4.10.3.2 ASYNCCLK Configuration

The required ASYNCCLK frequency is dependent on the ASYNC_SAMPLE_RATE_n fields. Table 4-47 illustrates the valid ASYNCCLK frequencies for every supported sample rate.

The ASYNCCLK frequency must be valid for all of the ASYNC_SAMPLE_RATE_n fields. It follows that all of the ASYNC_SAMPLE_RATE_n fields must select numerically-related values, that is, all from the same group of sample rates as represented in Table 4-47.

Note that, if all the sample rates in the system are synchronized to SYSCLK, the ASYNCCLK should be disabled (see Table 4-48). The associated register field values are not important in this case.

Table 4-47. ASYNCCLK Frequency Selection

ASYNCCLK Frequency (MHz)	ASYNC_CLK_FREQ	Sample Rate (kHz)	ASYNC_SAMPLE_RATE_n
6.144 12.288 24.576 49.152 98.304	000 001 010 011 100	12	0x01
		24	0x02
		48	0x03
		96	0x04
		192	0x05
		8	0x11
		16	0x12
		32	0x13
5.6448 11.2896 22.5792 45.1584 90.3168	000 001 010 011 100	11.025	0x09
		22.05	0x0A
		44.1	0x0B
		88.2	0x0C
		176.4	0x0D

Note: The ASYNC_SAMPLE_RATE_n fields must each be set to a value from the same group of sample rates, and from the same group as the ASYNCCLK frequency.

ASYNC_CLK_SRC is used to select the ASYNCCLK source, as described in Table 4-47. The source may be MCLKn, ASPn_BCLK, or FLLn. If an FLL circuit is selected as the source, the relevant FLL must be enabled and configured, as described in Section 4.10.7.

Note: If FLL1 or FLL2 is selected as ASYNCCLK source, two different clock frequencies are available. Typical use cases should select a ASYNCCLK frequency equal to F_{FLLn} × 2 (i.e., in the range 90–100 MHz). A lower frequency selection, equal to F_{FLLn}, is provided to support low-power always-on use cases.

ASYNC_CLK_FREQ must be set according to the frequency of the selected ASYNCCLK source.

The ASYNCCLK-referenced circuits within the digital core are clocked at a dynamically controlled rate that is limited by the ASYNCCLK frequency. For maximum signal mixing and processing capacity, the highest possible ASYNCCLK frequency should be used.

The ASYNC_SAMPLE_RATE_n fields are set according to the sample rates that are required by one or more of the CS47L63 audio interfaces. The CS47L63 supports sample rates ranging from 8–192 kHz. See Section 4.10.2 for further details of the supported sample rates for each of the digital-core functions.

The ASYNCCLK signal is enabled by setting ASYNC_CLK_EN. The applicable clock source (MCLKn, ASPn_BCLK, or FLLn) must be enabled before setting ASYNC_CLK_EN. This bit should be cleared before stopping or removing the applicable clock source.

The CS47L63 supports seamless switching between clock sources. To change the ASYNCCLK configuration while ASYNCCLK is enabled, the ASYNC_CLK_FREQ and ASYNC_CLK_SRC fields must be updated together in one register write operation. Note that, if changing the frequency only (not the source), ASYNC_CLK_EN should be cleared before the clock frequency is updated. The current ASYNCCLK frequency and source can be read from the ASYNC_CLK_FREQ_STS and ASYNC_CLK_SRC_STS fields.

The CS47L63 performs automatic checks to confirm that the ASYNCCLK frequency is high enough to support the commanded signal paths and processing functions. If the frequency is too low, an attempt to enable a signal path or processing function fails. Note that active signal paths are not affected under such circumstances.

The ASYNCCLK frequency check provides input to the interrupt-control circuit and can be used to trigger an interrupt event if the frequency is not high enough to support the commanded functionality—see Section 4.11.

4.10.3.3 DSPCLK Configuration

The required DSPCLK frequency depends on the requirements of firmware loaded on the Halo Core DSP. The DSP is clocked at the DSPCLK rate or at supported divisions of the DSPCLK frequency; the DSPCLK configuration must ensure that sufficient clock cycles are available for the processing requirements. The requirements vary, according to the particular firmware that is in use.

A configurable clock divider is provided for the DSP, allowing the clocking and power consumption to be optimized according to the applicable processing requirements—see Section 4.4 for details.

DSP_CLK_FREQ must be configured for the applicable DSPCLK frequency. This field is coded in LSB units of 1/64 MHz. Note that, if the field coding cannot represent the DSPCLK frequency exactly, the DSPCLK frequency must be rounded down in the DSP_CLK_FREQ field.

The suggested method for calculating DSP_CLK_FREQ is to multiply the DSPCLK frequency by 64, round down to the nearest integer, and use the resulting integer as DSP_CLK_FREQ (LSB = 1).

DSP_CLK_SRC is used to select the DSPCLK source, as described in Table 4-48. The source may be MCLKn, ASPn_BCLK, or FLLn. If an FLL circuit is selected as the source, the relevant FLL must be enabled and configured, as described in Section 4.10.7.

Notes: If FLL1 or FLL2 is selected as DSPCLK source, the DSPCLK frequency can be set in the range 135–150 MHz (F_{FLLn} × 3) or 90–100 MHz (F_{FLLn} × 2) using the applicable FLLn_DSPCLK_SEL bit.

A low-frequency clock (equal to F_{FLL1}) is available to support low-power always-on use cases; this is configured by setting DSP_CLK_SRC = 0x1F.

The DSPCLK signal is enabled by setting DSP_CLK_EN. The applicable clock source (MCLKn, ASPn_BCLK, or FLLn) must be enabled before setting DSP_CLK_EN. This bit should be cleared before stopping or removing the applicable clock source.

The CS47L63 supports seamless switching between clock sources. To change the DSPCLK configuration while DSPCLK is enabled, the DSP_CLK_FREQ field must be updated before DSP_CLK_SRC. The new configuration becomes effective when the DSP_CLK_SRC field is written. Note that, if changing the frequency only (not the source), the DSP_CLK_EN bit should be cleared before the clock frequency is updated. The current DSPCLK frequency and source can be read from the DSP_CLK_FREQ_STS and DSP_CLK_SRC_STS fields respectively.

In a typical application, DSPCLK and SYSCLK are derived from a single FLL source. Note that there is no requirement for DSPCLK to be synchronized to SYSCLK or ASYNCCLK. The DSPCLK controls the software execution in the DSPs; audio outputs from the DSPs are synchronized either to SYSCLK or ASYNCCLK, regardless of the applicable DSPCLK rate.

4.10.4   Miscellaneous Clock Controls

The CS47L63 provides an integrated R-C oscillator function, which can be used to generate the system clocks if no external clock is available. The oscillator can be selected as the input reference to the FLLs. The oscillator is enabled by setting RCO_EN, as defined in Table 4-48. The nominal oscillator frequency is specified in Table 3-11.

A clock signal derived from the oscillator can be output on a GPIO pin. See Section 4.12 to configure a GPIO pin for this function.

Note: The oscillator clock is intended for always-on voice applications only; it is not suitable for hi-fi audio applications.

The CS47L63 incorporates a 32 kHz clock circuit, which is required for input-signal debounce. The 32 kHz clock is also used to support the DSP-watchdog function and the MICBIAS short-circuit detection. The 32 kHz clock must be configured and enabled whenever either of these features is used.

The 32 kHz clock can be generated automatically from SYSCLK, or may be provided externally via the MCLK1 or MCLK2 input pins. The 32 kHz clock source is selected using CLK_32K_SRC. The 32 kHz clock is enabled by setting CLK_32K_EN.

Additional clock signals (derived from SYSCLK, ASYNCCLK, or DSPCLK) can be configured and output on GPIO pins—see Section 4.12 for details on configuring a GPIO pin for these functions.

The CS47L63 provides an integrated pull-down resistor on the MCLK1 and MCLK2 pins. This provides a flexible capability for interfacing with other devices.

The clocking scheme for the CS47L63 is shown in Fig. 4-54.

Figure 4-54. System Clocking

The CS47L63 clocking control registers are described in Table 4-48.

Table 4-48. Clocking Control

Register Address	Bit	Label	Default	Description
R4144 (0x1030) CLKGEN_PAD_CTRL	8	MCLK2_PD	0	MCLK2 Pull-Down Control 0 = Disabled 1 = Enabled
	7	MCLK1_PD	0	MCLK1 Pull-Down Control 0 = Disabled 1 = Enabled
R5120 (0x1400) CLOCK32K	6	CLK_32K_EN	0	32kHz Clock Enable 0 = Disabled 1 = Enabled
	1:0	CLK_32K_SRC[1:0]	10	32kHz Clock Source 00 = MCLK1 (direct)　　　　　10 = SYSCLK (auto divided) 01 = MCLK2 (direct)　　　　　11 = Reserved
R5124 (0x1404) SYSTEM_CLOCK1	15	SYSCLK_FRAC	0	SYSCLK Frequency 0 = SYSCLK is a multiple of 6.144 MHz 1 = SYSCLK is a multiple of 5.6448 MHz
	10:8	SYSCLK_FREQ[2:0]	100	SYSCLK Frequency 000 = 6.144 MHz (5.6448 MHz)　　011 = 49.152 MHz (45.1584 MHz) 001 = 12.288 MHz (11.2896 MHz)　100 = 98.304 MHz (90.3168 MHz) 010 = 24.576 MHz (22.5792 MHz)　All other codes are reserved The frequencies in brackets apply for 44.1 kHz–related sample rates only (i.e., SAMPLE_RATE_n = 0x09–0x0D).
	6	SYSCLK_EN	0	SYSCLK Control 0 = Disabled 1 = Enabled SYSCLK should only be enabled if the selected clock source is available at the selected frequency. Clear this bit before stopping the reference clock or changing the frequency of the selected source. Note that the SYSCLK source and SYSCLK frequency can be changed using a single register write; this can be used to change the clock source without disabling SYSCLK.
	4:0	SYSCLK_SRC[4:0]	0x04	SYSCLK Source 0x00 = MCLK1　　　　　　　　0x09 = ASP2_BCLK 0x01 = MCLK2　　　　　　　　0x0C = FLL1 (45–50 MHz) 0x04 = FLL1 × 2 (90–100 MHz)　0x0D = FLL2 (45–50 MHz) 0x05 = FLL2 × 2 (90–100 MHz)　All other codes are reserved 0x08 = ASP1_BCLK
R5128 (0x1408) SYSTEM_CLOCK2	10:8	SYSCLK_FREQ_STS[2:0]	000	SYSCLK Frequency (Read only) 000 = 6.144 MHz (5.6448 MHz)　　011 = 49.152 MHz (45.1584 MHz) 001 = 12.288 MHz (11.2896 MHz)　100 = 98.304 MHz (90.3168 MHz) 010 = 24.576 MHz (22.5792 MHz)　All other codes are reserved The frequencies in brackets apply for 44.1 kHz–related sample rates only (i.e., SAMPLE_RATE_n = 0x09–0x0D).
	4:0	SYSCLK_SRC_STS[4:0]	0x00	SYSCLK Source (Read only) 0x00 = MCLK1　　　　　　　　0x09 = ASP2_BCLK 0x01 = MCLK2　　　　　　　　0x0C = FLL1 (45–50 MHz) 0x04 = FLL1 × 2 (90–100 MHz)　0x0D = FLL2 (45–50 MHz) 0x05 = FLL2 × 2 (90–100 MHz)　All other codes are reserved 0x08 = ASP1_BCLK

Table 4-48. Clocking Control *(Cont.)*

Register Address	Bit	Label	Default	Description
R5152 (0x1420) SAMPLE_RATE1	4:0	SAMPLE_RATE_1[4:0]	0x03	Sample Rate *n* select 0x00 = None 0x0B = 44.1 kHz 0x01 = 12 kHz 0x0C = 88.2 kHz
R5156 (0x1424) SAMPLE_RATE2	4:0	SAMPLE_RATE_2[4:0]	0x03	0x02 = 24 kHz 0x0D = 176.4 kHz
R5160 (0x1428) SAMPLE_RATE3	4:0	SAMPLE_RATE_3[4:0]	0x03	0x03 = 48 kHz 0x11 = 8 kHz 0x04 = 96 kHz 0x12 = 16 kHz
R5164 (0x142C) SAMPLE_RATE4	4:0	SAMPLE_RATE_4[4:0]	0x03	0x05 = 192 kHz 0x13 = 32 kHz 0x09 = 11.025 kHz All other codes are reserved 0x0A = 22.05 kHz
R5184 (0x1440) SAMPLE_RATE_ STATUS1	4:0	SAMPLE_RATE_1_ STS[4:0]	0x00	Sample Rate *n* status (read only) 0x00 = None 0x0B = 44.1 kHz 0x01 = 12 kHz 0x0C = 88.2 kHz
R5188 (0x1444) SAMPLE_RATE_ STATUS2	4:0	SAMPLE_RATE_2_ STS[4:0]	0x00	0x02 = 24 kHz 0x0D = 176.4 kHz 0x03 = 48 kHz 0x11 = 8 kHz 0x04 = 96 kHz 0x12 = 16 kHz
R5192 (0x1448) SAMPLE_RATE_ STATUS3	4:0	SAMPLE_RATE_3_ STS[4:0]	0x00	0x05 = 192 kHz 0x13 = 32 kHz 0x09 = 11.025 kHz All other codes are reserved
R5196 (0x144C) SAMPLE_RATE_ STATUS4	4:0	SAMPLE_RATE_4_ STS[4:0]	0x00	0x0A = 22.05 kHz
R5216 (0x1460) ASYNC_CLOCK1	10:8	ASYNC_CLK_ FREQ[2:0]	011	ASYNCCLK Frequency 000 = 6.144 MHz (5.6448 MHz) 011 = 49.152 MHz (45.1584 MHz) 001 = 12.288 MHz (11.2896 MHz) 100 = 98.304 MHz (90.3168 MHz) 010 = 24.576 MHz (22.5792 MHz) All other codes are reserved The frequencies in brackets apply for 44.1 kHz–related sample rates only (i.e., ASYNC_SAMPLE_RATE_*n* = 0x09–0x0D).
	6	ASYNC_CLK_EN	0	ASYNCCLK Control 0 = Disabled 1 = Enabled ASYNCCLK should only be enabled if the selected clock source is available at the selected frequency. Clear this bit before stopping the reference clock or changing the frequency of the selected source. Note that the ASYNCCLK source and ASYNCCLK frequency can be changed using a single register write; this can be used to change the clock source without disabling ASYNCCLK.
	4:0	ASYNC_CLK_SRC[4:0]	0x05	ASYNCCLK Source 0x00 = MCLK1 0x09 = ASP2_BCLK 0x01 = MCLK2 0x0C = FLL1 (45–50 MHz) 0x04 = FLL1 × 2 (90–100 MHz) 0x0D = FLL2 (45–50 MHz) 0x05 = FLL2 × 2 (90–100 MHz) All other codes are reserved 0x08 = ASP1_BCLK
R5220 (0x1464) ASYNC_CLOCK2	10:8	ASYNC_CLK_FREQ_ STS[2:0]	000	ASYNCCLK Frequency (Read only) 000 = 6.144 MHz (5.6448 MHz) 011 = 49.152 MHz (45.1584 MHz) 001 = 12.288 MHz (11.2896 MHz) 100 = 98.304 MHz (90.3168 MHz) 010 = 24.576 MHz (22.5792 MHz) All other codes are reserved The frequencies in brackets apply for 44.1 kHz–related sample rates only (i.e., ASYNC_SAMPLE_RATE_*n* = 0x09–0x0D).
	4:0	ASYNC_CLK_SRC_ STS[4:0]	0x00	ASYNCCLK Source (Read only) 0x00 = MCLK1 0x09 = ASP2_BCLK 0x01 = MCLK2 0x0C = FLL1 (45–50 MHz) 0x04 = FLL1 × 2 (90–100 MHz) 0x0D = FLL2 (45–50 MHz) 0x05 = FLL2 × 2 (90–100 MHz) All other codes are reserved 0x08 = ASP1_BCLK

Table 4-48. Clocking Control *(Cont.)*

Register Address	Bit	Label	Default	Description
R5248 (0x1480) ASYNC_SAMPLE_ RATE1	4:0	ASYNC_SAMPLE_ RATE_1[4:0]	0x03	ASYNC Sample Rate *n* select 0x00 = None 0x0B = 44.1 kHz 0x01 = 12 kHz 0x0C = 88.2 kHz
R5252 (0x1484) ASYNC_SAMPLE_ RATE2	4:0	ASYNC_SAMPLE_ RATE_2[4:0]	0x03	0x02 = 24 kHz 0x0D = 176.4 kHz 0x03 = 48 kHz 0x11 = 8 kHz 0x04 = 96 kHz 0x12 = 16 kHz 0x05 = 192 kHz 0x13 = 32 kHz 0x09 = 11.025 kHz All other codes are reserved 0x0A = 22.05 kHz
R5280 (0x14A0) ASYNC_SAMPLE_ RATE_STATUS1	4:0	ASYNC_SAMPLE_ RATE_1_STS[4:0]	0x00	ASYNC Sample Rate *n* status (read only) 0x00 = None 0x0B = 44.1 kHz 0x01 = 12 kHz 0x0C = 88.2 kHz
R5284 (0x14A4) ASYNC_SAMPLE_ RATE_STATUS2	4:0	ASYNC_SAMPLE_ RATE_2_STS[4:0]	0x00	0x02 = 24 kHz 0x0D = 176.4 kHz 0x03 = 48 kHz 0x11 = 8 kHz 0x04 = 96 kHz 0x12 = 16 kHz 0x05 = 192 kHz 0x13 = 32 kHz 0x09 = 11.025 kHz All other codes are reserved 0x0A = 22.05 kHz
R5392 (0x1510) DSP_CLOCK1	31:16	DSP_CLK_FREQ[15:0]	0x0000	DSPCLK Frequency Coded as LSB = 1/64 MHz, Valid from 5.6 MHz to 148 MHz. Note that, if this field is written while DSPCLK is enabled, the new frequency does not become effective until DSP_CLK_SRC is updated. To reconfigure DSPCLK while DSPCLK is enabled, the DSP_CLK_FREQ field must be updated before DSP_CLK_SRC.
	6	DSP_CLK_EN	0	DSPCLK Control 0 = Disabled 1 = Enabled DSPCLK should only be enabled if the selected clock source is enabled. Clear this bit before stopping the reference clock or changing the reference clock frequency. Note that the DSPCLK frequency can be changed without disabling, provided the clock source is also changed at the same time.
	4:0	DSP_CLK_SRC[4:0]	0x05	DSPCLK Source 0x00 = MCLK1 0x0C = FLL1 (90–100 MHz) 0x01 = MCLK2 0x0D = FLL2 (90–100 MHz) 0x04 = FLL1 * 0x1F = FLL1 (45–50 MHz) 0x05 = FLL2 * All other codes are reserved 0x08 = ASP1_BCLK 0x09 = ASP2_BCLK * frequency is selected by FLL*n*_DSPCLK_SEL
R5404 (0x151C) DSP_CLOCK3	15:0	DSP_CLK_FREQ_ STS[15:0]	0x0000	DSPCLK Frequency (Read only) Coded as LSB = 1/64 MHz.
R5408 (0x1520) DSP_CLOCK4	4:0	DSP_CLK_SRC_ STS[4:0]	0x00	DSPCLK Source (Read only) 0x00 = MCLK1 0x0C = FLL1 (90–100 MHz) 0x01 = MCLK2 0x0D = FLL2 (90–100 MHz) 0x04 = FLL1 * 0x1F = FLL1 (45–50 MHz) 0x05 = FLL2 * All other codes are reserved 0x08 = ASP1_BCLK 0x09 = ASP2_BCLK * frequency is selected by FLL*n*_DSPCLK_SEL

Table 4-48. Clocking Control *(Cont.)*

Register Address	Bit	Label	Default	Description
R9760 (0x2620) RCO_CTRL1	0	RCO_EN	0	Oscillator Control 0 = Disabled 1 = Enabled
R95584 (0x17560) FLL_DSP_CTRL	1	FLL2_DSPCLK_SEL	1	Selects DSPCLK frequency, if FLL2 is selected as DSPCLK source 0 = FLL × 2 (90–100 MHz) 1 = FLL × 3 (135–150 MHz)
	0	FLL1_DSPCLK_SEL	1	Selects DSPCLK frequency, if FLL1 is selected as DSPCLK source 0 = FLL × 2 (90–100 MHz) 1 = FLL × 3 (135–150 MHz)

In ASP Slave Modes, it is important to ensure the applicable clock domain (SYSCLK or ASYNCCLK) is synchronized with the associated external FSYNC. This can be achieved by selecting an MCLK*n* input that is derived from the same reference as the FSYNC, or else by selecting the external BCLK signal as a reference input to one of the FLLs, as a source for SYSCLK or ASYNCCLK.

If the ASP clock domain is not synchronized with the FSYNC, clicks arising from dropped or repeated audio samples occur, due to the inherent tolerances of multiple, asynchronous, system clocks. See Section 5.2 for further details on valid clocking configurations.

4.10.5   BCLK and FSYNC Control

The audio serial ports (ASP1–ASP2) use BCLK and FSYNC signals for synchronization. In Master Mode, these are output signals, generated by the CS47L63. In Slave Mode, these are input signals to the CS47L63. It is also possible to support mixed master/slave operation.

The BCLK and FSYNC signals are controlled as shown in Fig. 4-55. See Section 4.8 for details of the associated control fields.

Note that the BCLK and FSYNC signals are synchronized to SYSCLK or ASYNCCLK, depending upon the applicable clock domain for the respective interface. See Section 4.3.11 for further details.

Figure 4-55. BCLK and FSYNC Control

4.10.6 Control Interface Clocking

Register map access is possible with or without a system clock—there is no requirement for SYSCLK, or any other system clock, to be enabled when accessing the register map.

Control-register access is supported using the CS47L63 control interface. The control interface is a slave interface and operates in 4-wire SPI or 2-wire I2C modes—see Section 4.13 for details of the control interface.

Timing specifications for the control interface is provided in Table 3-19 and Table 3-18.

In SPI Mode, certain system-wide constraints must be observed to ensure control-interface limits are not exceeded. Full details of these requirements are provided in Section 4.10.6. These constraints need to be considered if any of the following conditions is true:

- SYSCLK is enabled and is < 11.2896 MHz
- Control-register access is scheduled at register address 0x100000 or above

The control interface limits vary depending on the system clock (SYSCLK) configuration, the address of the control register access, and on which control interface is being used. Note that, if the control interface is used in I2C Mode, the applicable timing requirements are fully represented in Table 3-18, and no further considerations are required.

Table 4-49 describes valid system conditions for accessing the codec registers (0x0000–0xFFFFFC) via the SPI1 control interface. The SPI1 control interface must operate within the limits represented by one of the permitted configurations shown, in accordance with the applicable SYSCLK frequency.

Table 4-49. Maximum Control Interface Speeds—Codec Register Access

SYSCLK Condition	SPI1 Interface
SYSCLK is disabled	50 MHz
SYSCLK < 11.2896 MHz	26 MHz
SYSCLK $\geq$ 11.2896 MHz	50 MHz

Table 4-50 describes valid system conditions for accessing the DSP firmware registers (0x100000 and above) via the SPI1 control interface. The SPI1 control interface must operate within the limits represented by one of the permitted configurations shown, in accordance with the applicable DSPCLK frequency.

Table 4-50. Maximum Control Interface Speeds—DSP Firmware Register Access

DSPCLK Condition	SPI1 Interface
DSPCLK is disabled	50 MHz
DSPCLK < 11.2896 MHz	11 MHz
DSPCLK < 22.5792 MHz	13 MHz
DSPCLK < 45.1584 MHz	26 MHz
DSPCLK $\geq$ 45.1584 MHz	50 MHz

4.10.7 Frequency-Locked Loop (FLL1, FLL2)

Two integrated FLLs are provided to support the clocking requirements of the CS47L63. These can be configured according to the available reference clocks and the application requirements. The reference clock may use a high frequency (e.g., 12.288 MHz) or low frequency (e.g., 32.768 kHz). The FLL is tolerant of jitter and may be used to generate a stable output clock from a less stable input reference.

4.10.7.1 Overview

The FLL characteristics are summarized in Table 3-11. In normal operation, the FLL output is frequency locked to an input clock reference. The FLL can be used to generate a free-running clock in the absence of any external reference, as described in Section 4.10.7.6.

4.10.7.2 FLL Enable

The FLL is enabled by setting FLLn_EN (where n = 1 or 2 for the corresponding FLL). Note that the other FLL fields should be configured before enabling the FLL; the FLLn_EN bit should be set as the final step of the FLLn-enable sequence.

The FLL supports configurable free-running operation in FLL Hold Mode, using the FLLn_HOLD bit described in Section 4.10.7.6. If the FLL is enabled and FLL Hold Mode is selected, the configured output frequency is maintained without any input reference required. Note that, once the FLL output has been established, the FLL is always free running if the input reference clock is stopped, regardless of the FLLn_HOLD bit.

Note that, to disable the FLL while the input reference clock has stopped, FLLn_HOLD must be set before clearing FLLn_EN.

When changing FLL settings, it is recommended to disable the FLL by clearing FLLn_EN before updating the other register fields. It is possible to configure the FLL while the FLL is enabled, as described in Section 4.10.7.4. As a general rule, however, it is recommended to configure the FLL before setting FLLn_EN.

The procedure for configuring the FLL is described in the following subsections. The description is applicable to FLL1 and FLL2; the associated control fields are described in Table 4-52 and Table 4-53 respectively.

4.10.7.3 Input Frequency Control

The main input reference is selected using FLLn_REFCLK_SRC. The available options are MCLKn, ASPn_BCLK, and the internal oscillator.

The FLLn_REFCLK_DIV field controls a programmable divider on the selected input reference. The input can be divided by 1, 2, 4 or 8. The divider should be configured to bring the reference down to 13 MHz or below. For best performance, it is recommended that the highest possible frequency—within the 13 MHz limit—should be selected.

The FLL incorporates a reference-detection circuit for the main input clock. This ensures best FLL performance in the event of the main input clock being interrupted. If there is a possibility of the main input being interrupted while the FLL is enabled, then the reference-detection circuit must be enabled by setting FLLn_REFDET. The reference detection also provides input to the interrupt control circuit and can be used to trigger an interrupt event when the input reference is stopped—see Section 4.11.

4.10.7.4 Output Frequency Control

The FLL output frequency, F_{FLL}, relative to the main input reference F_{REF}, is a function of:

- The frequency ratio set by FLLn_FB_DIV
- The real number represented by N.K. (N = integer; K = fractional portion, i.e., < 1)

The output frequency must be in the range 45–50 MHz.

If the FLL is selected as SYSCLK or ASYNCCLK source, the respective F_{FLL} frequency must be exactly 49.152 MHz (for 48 kHz–related sample rates) or 45.1584 MHz (for 44.1 kHz–related sample rates).

- If FLL1 or FLL2 is selected as SYSCLK or ASYNCCLK source, two different frequencies are available. Typical use cases should select the higher frequency (F_{FLL} × 2); a lower frequency (F_{FLL}) is available to support low-power always-on use cases.

If the FLL is selected as DSPCLK source, the following frequency options are supported:

- If FLL1 or FLL2 is selected as DSPCLK source, the supported options include a high frequency (F_{FLL} × 3) and a low frequency (F_{FLL} × 2).
- If FLL1 is selected as DSPCLK source, a lower frequency (F_{FLL}) can also be selected to support low-power always-on use cases.
- Note that the DSPCLK can be divided to lower frequencies for clocking the DSP.

The FLL clock can be used to provide a GPIO output (see Section 4.10.7.8); a programmable divider supports division ratios in the range 1–127, enabling a wide range of GPIO clock output frequencies.

To configure the FLL output frequency, it must be determined whether Integer Mode or Fractional Mode is required.

- If the ratio F_{FLL} / F_{REF} is an integer, then Integer Mode applies
- If the ratio F_{FLL} / F_{REF} is not an integer, then Fractional Mode applies

The input reference must be identified in one of three frequency ranges:

- If F_{REF} < 192 kHz, this is *low* clock frequency
- If $F_{REF} \geq$ 192 kHz and F_{REF} < 1.152 MHz, this is *mid* clock frequency
- If $F_{REF} \geq$ 1.152 MHz, this is *high* clock frequency

Note: F_{REF} is the input frequency, after division by FLL*n*_REFCLK_DIV, where applicable.

The FLL output frequency, F_{FLL}, is set according to the following equation:

$$F_{FLL} = (F_{REF} \times N.K \times FLLn\_FB\_DIV)$$

The FLL*n*_FB_DIV value should be configured according to the applicable mode and input reference frequency.

- If Integer Mode is used and F_{REF} is low frequency, then FLL*n*_FB_DIV should be set to 4
- If Integer Mode is used and F_{REF} is mid frequency, then FLL*n*_FB_DIV should be set to 2
- If Fractional Mode is used and F_{REF} is low frequency, then FLL*n*_FB_DIV should be set to 256
- If Fractional Mode is used and F_{REF} is mid frequency, then FLL*n*_FB_DIV should be set to 16
- Otherwise, FLL*n*_FB_DIV should be set to 1

The value of N.K can be determined as follows:

$$N.K = F_{FLL} / (FLLn\_FB\_DIV \times F_{REF})$$

The calculated value of N must lie within a valid range, according to the applicable mode.

- If Integer Mode is used, N is valid in the range 1–1023
- If Fractional Mode is used, N is valid in the range 2–255

If the calculated value of N is too high, a higher FLL*n*_FB_DIV is required. If the calculated value of N is too low, a lower FLL*n*_FB_DIV is required. It is recommended to adjust the FLL*n*_FB_DIV value by multiplying or dividing by 2 until a valid N is achieved.

The value of N is held in FLL*n*_N.

The value of K is determined by the ratio FLL*n*_THETA / FLL*n*_LAMBDA. In Fractional Mode, the FLL*n*_THETA and FLL*n*_LAMBDA fields can be derived as described in Section 4.10.7.5.

The FLL*n*_N, FLL*n*_THETA, and FLL*n*_LAMBDA fields are all coded as integers (LSB = 1).

When changing FLL settings, it is recommended to disable the FLL by clearing FLL*n*_EN before updating the other register fields. If the FLL settings or input reference are changed without disabling the FLL, the FLL Hold Mode must be selected before writing to any other FLL control fields. FLL Hold Mode is selected by setting FLL*n*_HOLD.

If the FLL control fields are written while the FLL is enabled (FLL*n*_EN = 1), the new values are only effective when a 1 is written to FLL*n*_CTRL_UPD. This makes it possible to update the FLL configuration fields simultaneously, without disabling the FLL.

To change FLL settings without disabling the FLL, the recommended control sequence is:

- Select FLL Hold Mode (FLL*n*_HOLD = 1)
- Write to the FLL control fields
- Update the FLL control registers (write 1 to FLL*n*_CTRL_UPD)
- Disable FLL Hold Mode (FLL*n*_HOLD = 0)

Note that, if the FLL is disabled, the FLL control fields can be updated without writing to FLL*n*_CTRL_UPD.

The FLLn_PD_GAIN_FINE, FLLn_PD_GAIN_COARSE, FLLn_FD_GAIN_FINE, FLLn_FD_GAIN_COARSE, and FLLn_HP fields should be configured as described in Table 4-51.

The FLLn_INTEG_DLY_MODE bit must be set (default) in all cases.

Table 4-51. FLL Control Field Settings

Condition	FLLn_PD_GAIN_FINE	FLLn_PD_GAIN_COARSE	FLLn_FD_GAIN_FINE	FLLn_FD_GAIN_COARSE	FLLn_LOCKDET_THR	FLLn_HP
Low clock frequency	0x2	0x3	0xF	0x0	0x2	—
Mid clock frequency	0x2	0x2	0xF	0x2	0x8	
High clock frequency	0x2	0x1	0xF	0x0	0x8	
Integer Mode	—	—	—	—	—	0x1
Fractional Mode						0x3

4.10.7.5 Calculation of Theta and Lambda

In Fractional Mode, FLLn_THETA and FLLn_LAMBDA are calculated with the following steps:

1. Calculate GCD(FLL) using the Greatest Common Denominator function:

   GCD(FLL) = GCD(FLLn_FB_DIV × F_{REF}, F_{FLL}),

   where GCD(x, y) is the greatest common denominator of x and y.

   F_{REF} is the input frequency, after division by FLLn_REFCLK_DIV, where applicable.

2. Calculate FLLn_THETA and FLLn_LAMBDA using the following equations:

   FLLn_THETA = (F_{FLL} − (FLLn_N × FLLn_FB_DIV × F_{REF})) / GCD(FLL)

   FLLn_LAMBDA = (FLLn_FB_DIV × F_{REF}) / GCD(FLL)

Notes: The values of GCD(FLL), FLLn_THETA, and FLLn_LAMBDA should be calculated using the applicable frequency values in Hz (i.e., not kHz or MHz).

In Fractional Mode, the values of FLLn_THETA and FLLn_LAMBDA must be coprime (i.e., not divisible by any common integer). The calculation above ensures that the values are coprime.

The value of K must be less than 1 (i.e., FLLn_THETA must be less than FLLn_LAMBDA).

4.10.7.6 FLL Hold Mode

FLL Hold Mode enables the FLL to generate a clock signal even if no external reference is available, such as when the normal input reference has been interrupted during a standby or start-up period. FLL Hold Mode is selected by setting FLLn_HOLD.

If the FLL is enabled and FLL Hold Mode is selected, the normal feedback mechanism of the FLL is halted and the FLL oscillates independently of the external input references—the FLL output frequency remains unchanged if FLL Hold Mode is enabled.

If the FLL is enabled and the input reference clock is stopped, the loop always runs freely, regardless of the FLLn_HOLD setting. If FLLn_HOLD = 0, the FLL relocks to the input reference whenever it is available.

If the FLL configuration or input reference are changed without disabling the FLL, the FLL Hold Mode must be selected before writing to any other FLL control fields—see Section 4.10.7.4.

The free-running FLL clock may be selected as the SYSCLK, ASYNCCLK, or DSPCLK source, as shown in Fig. 4-54.

4.10.7.7 FLL Control Registers

The FLL1 control registers are described in Table 4-52.

Example settings for a variety of reference frequencies and output frequencies are shown in Section 4.10.7.10.

Table 4-52. FLL1 Register Map

Register Address	Bit	Label	Default	Description
R7168 (0x1C00) FLL1_CONTROL1	2	FLL1_CTRL_UPD	0	FLL1 Control Update Write 1 to apply the FLL1 configuration field settings. (Only valid if FLL1_EN = 1)
	1	FLL1_HOLD	1	FLL1 Hold Mode Enable 0 = Disabled 1 = Enabled The FLL feedback mechanism is halted in FLL Hold Mode, and the latest integrator setting is maintained.
	0	FLL1_EN	0	FLL1 Enable 0 = Disabled 1 = Enabled This should be set as the final step of the FLL1 enable sequence.
R7172 (0x1C04) FLL1_CONTROL2	31:28	FLL1_LOCKDET_THR[3:0]	0x8	FLL1 Lock Detect threshold Valid from 0x0 (low threshold) to 0xF (high threshold)
	27	FLL1_LOCKDET	1	FLL1 Lock Detect enabled 0 = Disabled 1 = Enabled
	22	FLL1_PHASEDET	0	FLL1 Phase Detect control 0 = Disabled 1 = Enabled
	21	FLL1_REFDET	1	FLL1 Reference Detect control 0 = Disabled 1 = Enabled
	17:16	FLL1_REFCLK_DIV[1:0]	00	FLL1 Clock Reference divider 00 = 1 10 = 4 01 = 2 11 = 8 MCLK (or other input reference) must be divided down to $\leq$ 13 MHz.
	15:12	FLL1_REFCLK_SRC[3:0]	0x3	FLL1 Clock source 0x0 = MCLK1 0x8 = ASP1_BCLK 0x1 = MCLK2 0x9 = ASP2_BCLK 0x2 = Internal oscillator All other codes are reserved 0x3 = No input
	9:0	FLL1_N[9:0]	0x004	FLL1 Integer multiply for F_{REF} Coded as LSB = 1.
R7176 (0x1C08) FLL1_CONTROL3	31:16	FLL1_LAMBDA[15:0]	0x0000	FLL1 Fractional multiply for F_{REF}. Sets the denominator (dividing) part of the FLL1_THETA/FLL1_LAMBDA ratio. Coded as LSB = 1.
	15:0	FLL1_THETA[15:0]	0x0000	FLL1 Fractional multiply for F_{REF}. Sets the numerator (multiply) part of the FLL1_THETA/FLL1_LAMBDA ratio. Coded as LSB = 1.

Table 4-52. FLL1 Register Map *(Cont.)*

Register Address	Bit	Label	Default	Description
R7180 (0x1C0C) FLL1_CONTROL4	31:28	FLL1_PD_GAIN_FINE[3:0]	0x2	FLL1 Phase Detector Gain 2 Gain is 2^{-X}, where X is FLL1_PD_GAIN_FINE in 2's complement coding. 0000 = 1 0110 = 2^{-6} 1100 = 16 0001 = 0.5 0111 = 2^{-7} 1101 = 8 0010 = 0.25 1000 = 256 1110 = 4 0011 = 0.125 1001 = 128 1111 = 2 0100 = 2^{-4} 1010 = 64 0101 = 2^{-5} 1011 = 32
	27:24	FLL1_PD_GAIN_COARSE[3:0]	0x1	FLL1 Phase Detector Gain 1 Gain is 2^{-X}, where X is FLL1_PD_GAIN_COARSE in 2's complement coding. 0000 = 1 0110 = 2^{-6} 1100 = 16 0001 = 0.5 0111 = 2^{-7} 1101 = 8 0010 = 0.25 1000 = 256 1110 = 4 0011 = 0.125 1001 = 128 1111 = 2 0100 = 2^{-4} 1010 = 64 0101 = 2^{-5} 1011 = 32
	23:20	FLL1_FD_GAIN_FINE[3:0]	0xF	FLL1 Frequency Detector Gain 2 Gain is 2^{-X}, where X is FLL1_FD_GAIN_FINE in integer coding. 0000 = 1 0011 = 0.125 1110 = 2^{-14} 0001 = 0.5 ... 1111 = Disabled 0010 = 0.25 1101 = 2^{-13}
	19:16	FLL1_FD_GAIN_COARSE[3:0]	0x0	FLL1 Frequency Detector Gain 1 Gain is 2^{-X}, where X is FLL1_FD_GAIN_COARSE in 2's complement coding. 0000 = 1 0110 = 2^{-6} 1100 = 16 0001 = 0.5 0111 = 2^{-7} 1101 = 8 0010 = 0.25 1000 = 256 1110 = 4 0011 = 0.125 1001 = 128 1111 = 2 0100 = 2^{-4} 1010 = 64 0101 = 2^{-5} 1011 = 32
	14	FLL1_INTEG_DLY_MODE	1	FLL1 Integrator Delay control This bit should be set at all times.
	13:12	FLL1_HP[1:0]	01	FLL1 Fractional Mode control 00 = Reserved 10 = Reserved 01 = Integer Mode 11 = Fractional Mode
	9:0	FLL1_FB_DIV[9:0]	0x001	FLL1 Clock Feedback ratio Coded as LSB = 1.

The FLL2 control registers are described in Table 4-53.

Table 4-53. FLL2 Register Map

Register Address	Bit	Label	Default	Description
R7424 (0x1D00) FLL2_CONTROL1	2	FLL2_CTRL_UPD	0	FLL2 Control Update Write 1 to apply the FLL2 configuration field settings. (Only valid if FLL2_EN = 1)
	1	FLL2_HOLD	1	FLL2 Hold Mode Enable 0 = Disabled 1 = Enabled The FLL feedback mechanism is halted in FLL Hold Mode, and the latest integrator setting is maintained.
	0	FLL2_EN	0	FLL2 Enable 0 = Disabled 1 = Enabled This should be set as the final step of the FLL2 enable sequence.

Table 4-53. FLL2 Register Map *(Cont.)*

Register Address	Bit	Label	Default	Description
R7428 (0x1D04) FLL2_CONTROL2	31:28	FLL2_LOCKDET_ THR[3:0]	0x8	FLL2 Lock Detect threshold Valid from 0x0 (low threshold) to 0xF (high threshold)
	27	FLL2_LOCKDET	1	FLL2 Lock Detect enabled 0 = Disabled 1 = Enabled
	22	FLL2_PHASEDET	0	FLL2 Phase Detect control 0 = Disabled 1 = Enabled
	21	FLL2_REFDET	1	FLL2 Reference Detect control 0 = Disabled 1 = Enabled
	17:16	FLL2_REFCLK_ DIV[1:0]	00	FLL2 Clock Reference divider 00 = 1 10 = 4 01 = 2 11 = 8 MCLK (or other input reference) must be divided down to ≤ 13 MHz.
	15:12	FLL2_REFCLK_ SRC[3:0]	0x3	FLL2 Clock source 0x0 = MCLK1 0x8 = ASP1_BCLK 0x1 = MCLK2 0x9 = ASP2_BCLK 0x2 = Internal oscillator All other codes are reserved 0x3 = No input
	9:0	FLL2_N[9:0]	0x004	FLL2 Integer multiply for F_{REF} Coded as LSB = 1.
R7432 (0x1D08) FLL2_CONTROL3	31:16	FLL2_ LAMBDA[15:0]	0x0000	FLL2 Fractional multiply for F_{REF}. Sets the denominator (dividing) part of the FLL2_THETA/FLL2_LAMBDA ratio. Coded as LSB = 1.
	15:0	FLL2_ THETA[15:0]	0x0000	FLL2 Fractional multiply for F_{REF}. Sets the numerator (multiply) part of the FLL2_THETA/FLL2_LAMBDA ratio. Coded as LSB = 1.

Table 4-53. FLL2 Register Map *(Cont.)*

Register Address	Bit	Label	Default	Description
R7436 (0x1D0C) FLL2_CONTROL4	31:28	FLL2_PD_GAIN_ FINE[3:0]	0x2	FLL2 Phase Detector Gain 2 Gain is 2^{-X}, where X is FLL2_PD_GAIN_FINE in 2's complement coding. 0000 = 1 0110 = 2^{-6} 1100 = 16 0001 = 0.5 0111 = 2^{-7} 1101 = 8 0010 = 0.25 1000 = 256 1110 = 4 0011 = 0.125 1001 = 128 1111 = 2 0100 = 2^{-4} 1010 = 64 0101 = 2^{-5} 1011 = 32
	27:24	FLL2_PD_GAIN_ COARSE[3:0]	0x1	FLL2 Phase Detector Gain 1 Gain is 2^{-X}, where X is FLL2_PD_GAIN_COARSE in 2's complement coding. 0000 = 1 0110 = 2^{-6} 1100 = 16 0001 = 0.5 0111 = 2^{-7} 1101 = 8 0010 = 0.25 1000 = 256 1110 = 4 0011 = 0.125 1001 = 128 1111 = 2 0100 = 2^{-4} 1010 = 64 0101 = 2^{-5} 1011 = 32
	23:20	FLL2_FD_GAIN_ FINE[3:0]	0xF	FLL2 Frequency Detector Gain 2 Gain is 2^{-X}, where X is FLL2_FD_GAIN_FINE in integer coding. 0000 = 1 0011 = 0.125 1110 = 2^{-14} 0001 = 0.5 ... 1111 = Disabled 0010 = 0.25 1101 = 2^{-13}
	19:16	FLL2_FD_GAIN_ COARSE[3:0]	0x0	FLL2 Frequency Detector Gain 1 Gain is 2^{-X}, where X is FLL2_FD_GAIN_COARSE in 2's complement coding. 0000 = 1 0110 = 2^{-6} 1100 = 16 0001 = 0.5 0111 = 2^{-7} 1101 = 8 0010 = 0.25 1000 = 256 1110 = 4 0011 = 0.125 1001 = 128 1111 = 2 0100 = 2^{-4} 1010 = 64 0101 = 2^{-5} 1011 = 32
	14	FLL2_INTEG_ DLY_MODE	1	FLL2 Integrator Delay control This bit should be set at all times.
	13:12	FLL2_HP[1:0]	01	FLL2 Fractional Mode control 00 = Reserved 10 = Reserved 01 = Integer Mode 11 = Fractional Mode
	9:0	FLL2_FB_DIV[9:0]	0x001	FLL2 Clock Feedback ratio Coded as LSB = 1.

4.10.7.8 FLL Interrupts and GPIO Output

For each FLL, the CS47L63 provides status signals that indicate whether the input reference is present and whether FLL lock has been achieved (i.e., the FLL is locked to the input reference signal).

To enable the FLL lock indication, the FLL*n*_LOCKDET bit must be set. The FLL-lock condition is measured with respect to a configurable threshold that is set using FLL*n*_LOCKDET_THR. Note that the FLL*n*_LOCKDET_THR field controls the lock indication only—it does not control the behavior of the FLL.

To enable the FLL input reference indication, the FLL*n*_REFDET bit must be set.

The FLL status signals are inputs to the interrupt control circuit and can be used to trigger an interrupt event when the input reference is stopped or when the FLL lock status changes—see Section 4.11.

The FLL lock signal can be output directly on a GPIO pin as an external indication of the FLL status. See Section 4.12 to configure a GPIO pin for these functions.

Clock signals derived from the FLL can be output on a GPIO pin. See Section 4.12 to configure a GPIO pin for this function.

4.10.7.9   Example FLL Calculation

The following example illustrates how to derive the FLL1 register fields to generate an FLL output frequency (F_{FLL}) of 49.152 MHz from a 12.000 MHz reference clock (F_{REF}). This is suitable for generating SYSCLK at 98.304 MHz and DSPCLK at 147.456 MHz.

1. Set FLL1_REFCLK_DIV to generate $F_{REF} \leq 13$ MHz:

   FLL1_REFCLK_DIV = 00 (divide by 1)

2. Determine if Integer Mode or Fractional Mode is required:

   F_{FLL} / F_{REF} is 4.096. Therefore, Fractional Mode applies.

3. Identify the input clock frequency range:

   $F_{REF} \geq 1.152$ MHz. This is *high* clock frequency.

4. Select the required value of FLL1_FB_DIV:

   In Fractional Mode, with high clock frequency input, FLL1_FB_DIV = 1

5. Calculate N.K as given by N.K = F_{FLL} / (FLL1_FB_DIV × F_{REF}):

   N.K = 49152000 / (1 × 12000000) = 4.096

6. Confirm that the calculated value of N is within the valid range for fractional mode (2–255).

7. Determine FLL1_N from the integer portion of N.K:

   FLL1_N = 4 (0x004)

8. Determine GCD(FLL), as given by GCD(FLL) = GCD(FLL1_FB_DIV × F_{REF}, F_{FLL}):

   GCD(FLL) = GCD(1 × 12000000, 49152000) = 96000

9. Determine FLL1_THETA, as given by FLL1_THETA = (F_{FLL} – (FLL1_N × FLL1_FB_DIV × F_{REF})) / GCD(FLL):

   FLL1_THETA = (49152000 – (4 × 1 × 12000000)) / 96000
   FLL1_THETA = 12 (0x000C)

10. Determine FLL1_LAMBDA, as given by FLL1_LAMBDA = (FLL1_FB_DIV x F_{REF}) / GCD(FLL):

    FLL1_LAMBDA = (1 × 12000000) / 96000
    FLL1_LAMBDA = 125 (0x007D)

11. Determine other FLL settings (see Table 4-51) for Fractional Mode and high clock-frequency input:

    FLL1_PD_GAIN_FINE = 0x2
    FLL1_PD_GAIN_COARSE = 0x1
    FLL1_FD_GAIN_FINE = 0xF
    FLL1_FD_GAIN_COARSE = 0x0
    FLL1_HP = 0x3
    FLL1_INTEG_DLY_MODE = 1

4.10.7.10   Example FLL Settings

Table 4-54 shows FLL settings for generating an output frequency (F_{FLL}) of 49.152 MHz from a variety of low- and high-frequency reference inputs. This is suitable for generating SYSCLK at 98.304 MHz and DSPCLK at 147.456 MHz.

Note that FLL*n*_INTEG_DLY_MODE and other fields referenced in Table 4-51 must also be configured according to the required FLL operation.

Table 4-54. Example FLL Settings

F$_{SOURCE}$	F$_{FLL}$ (MHz)	F$_{REF}$ Divider[1]	FB_DIV[1]	N.K [2]	FLLn_N	FLLn_THETA	FLLn_LAMBDA
32.000 kHz	49.152	1	4	384	0x180	0x0000	0x0001
32.768 kHz	49.152	1	4	375	0x177	0x0000	0x0001
44.100 kHz	49.152	1	256	4.3537415	0x004	0x0034	0x0093
48 kHz	49.152	1	4	256	0x100	0x0000	0x0001
128 kHz	49.152	1	4	96	0x060	0x0000	0x0001
9.6 MHz	49.152	1	1	5.12	0x005	0x0003	0x0019
10 MHz	49.152	1	1	4.9152	0x004	0x023C	0x0271
11.2896 MHz	49.152	1	1	4.3537415	0x004	0x0034	0x0093
12.000 MHz	49.152	1	1	4.096	0x004	0x000C	0x007D
12.288 MHz	49.152	1	1	4	0x004	0x0000	0x0001
13.000 MHz	49.152	1	1	3.7809231	0x003	0x04F5	0x0659
19.200 MHz	49.152	2	1	5.12	0x005	0x0003	0x0019
22.5792 MHz	49.152	2	1	4.3537415	0x004	0x0034	0x0093
24 MHz	49.152	2	1	4.096	0x004	0x000C	0x007D
24.576 MHz	49.152	2	1	4	0x004	0x0000	0x0001
26 MHz	49.152	2	1	3.7809231	0x003	0x04F5	0x0659

1. See Table 4-52 for the coding of the FLLn_REFCLK_DIV and FLLn_FB_DIV fields.
2. N.K values are represented in the FLLn_N, FLLn_THETA, and FLLn_LAMBDA fields.

4.11 Interrupts

The interrupt controller has multiple inputs. These include the GPIO input pins, FLL/ASRC-lock detection, and status flags from DSP peripheral functions. See Table 4-55 for a full definition of the interrupt controller inputs. Any combination of these inputs can be used to trigger an interrupt request event.

An interrupt register field is associated with each interrupt input. All interrupts support edge-sensitive triggering (i.e., the interrupt is asserted when a logic edge is detected on the respective input). Some interrupts are triggered on rising edges of the respective input only; for others, separate rising- and falling-edge interrupts are provided. The interrupt register fields can be polled at any time or in response to the interrupt request output being signaled via the IRQ pin or a GPIO pin.

The interrupt-status fields indicate the current value of the corresponding inputs to the interrupt controller. Note that the status of any GPIO (or DSP GPIO) inputs can also be read using the GPIO (or DSP GPIO) control fields, as described in Table 4-56 and Table 4-31.

Mask bits are provided for each interrupt signal, to enable or disable the respective functions from the IRQ output. Note that the interrupt register fields remain valid—even if masked—but the masked interrupts do not cause the IRQ output to be asserted.

The interrupt-request output represents the logical OR of all the unmasked interrupt registers. The interrupt register fields are latching fields and, once they are set, they are not reset until a 1 is written to the respective bits. The interrupt request outputs are not reset until each of the associated interrupts has been reset.

The GPIO interrupts can be configured for edge- or level-triggered behavior using the respective GPIOn_FALL_EDGE1 and GPIOn_RISE_EDGE1 fields. A debounce circuit can be enabled on the GPIO inputs, to avoid false event triggers; this is enabled on each pin using the fields described in Table 4-56. The GPIO debounce circuit uses the 32 kHz clock, which must be enabled whenever the GPIO debounce function is required.

The IRQ output can be globally masked using IRQ1_MASK. The IRQ status can be read from IRQ1_STS—note that this bit is not affected by IRQ1_MASK.

The IRQ1 output is provided externally on the IRQ pin. Under default conditions, this output is active low. The polarity can be inverted using IRQ_POL. The IRQ pin can be configured as a CMOS-driven or open-drain output using IRQ_OP_CFG. The IRQ output is referenced to the VDD_IO power domain.

The IRQ1 signal can also be output on a GPIO pin—see Section 4.12. Note that the GPIO output is not affected by IRQ_POL; the polarity can, instead, be selected using the GPIO control fields.

The CS47L63 interrupt controller circuit is shown in Fig. 4-56. (Note that not all interrupt inputs are shown.) The control fields associated with IRQ1 are described in Table 4-55. Note that, under default register conditions, the boot done status is the only unmasked interrupt source; a falling edge on the IRQ pin indicates completion of the boot sequence.

Figure 4-56. Interrupt Controller

The IRQ1 control registers are described in Table 4-55.

Table 4-55. Interrupt 1 Control Registers

Register Address	Bit	Label	Default	Description
R10000 (0x2710) IRQ1_CTRL_AOD	11	IRQ1_MASK	0	IRQ1 output interrupt mask. 0 = Do not mask interrupt. 1 = Mask interrupt.
	10	IRQ_POL	1	IRQ output polarity select 0 = Noninverted (active high) 1 = Inverted (active low)
	9	IRQ_OP_CFG	1	IRQ output configuration 0 = CMOS 1 = Open drain
R98308 (0x18004) IRQ1_STATUS	0	IRQ1_STS	0	IRQ1 status Logical OR of all unmasked x_EINT1 interrupts. 0 = Not asserted 1 = Asserted This bit is valid regardless of IRQ1_MASK
R98320 (0x18010) IRQ1_EINT_1	17	OUT1L_SC_EINT1	0	Output path short-circuit/over-current interrupt (rising-edge triggered)
	12	DSPCLK_ERR_EINT1	0	DSPCLK Error Interrupt (rising-edge triggered)
	11	ASYNCCLK_ERR_EINT	0	ASYNCCLK Error Interrupt (rising-edge triggered)
	10	SYSCLK_ERR_EINT1	0	SYSCLK Error Interrupt (rising-edge triggered)
	8	SYSCLK_FAIL_EINT1	0	SYSCLK Fail Interrupt (rising-edge triggered)
	4	MICB_SC_EINT1	0	MICBIAS short-circuit interrupt (rising-edge triggered)
R98324 (0x18014) IRQ1_EINT_2	3	BOOT_DONE_EINT1	0	Boot Done Interrupt (rising-edge triggered)
R98328 (0x18018) IRQ1_EINT_3	9	OUT1L_DISABLE_DONE_EINT1	0	OUT1L Disable interrupt (rising-edge triggered)
	1	OUT1L_ENABLE_DONE_EINT1	0	OUT1L Enable interrupt (rising-edge triggered)
R98336 (0x18020) IRQ1_EINT_5	21	INPUTS_SIG_DET_FALL_EINT1	0	Input Path Signal-Detect Interrupt (falling-edge triggered)
	20	INPUTS_SIG_DET_RISE_EINT1	0	Input Path Signal-Detect Interrupt (rising-edge triggered)
	19	DRC2_SIG_DET_FALL_EINT1	0	DRC2 Signal-Detect Interrupt (falling-edge triggered)
	18	DRC2_SIG_DET_RISE_EINT1	0	DRC2 Signal-Detect Interrupt (rising-edge triggered)
	17	DRC1_SIG_DET_FALL_EINT1	0	DRC1 Signal-Detect Interrupt (falling-edge triggered)
	16	DRC1_SIG_DET_RISE_EINT1	0	DRC1 Signal-Detect Interrupt (rising-edge triggered)

Table 4-55. Interrupt 1 Control Registers *(Cont.)*

Register Address	Bit	Label	Default	Description
R98340 (0x18024)	9	FLL2_REF_LOST_EINT1	0	FLL2 Reference Lost Interrupt (rising-edge triggered)
IRQ1_EINT_6	8	FLL1_REF_LOST_EINT1	0	FLL1 Reference Lost Interrupt (rising-edge triggered)
	3	FLL2_LOCK_FALL_EINT1	0	FLL2 Lock Interrupt (falling-edge triggered)
	2	FLL2_LOCK_RISE_EINT1	0	FLL2 Lock Interrupt (rising-edge triggered)
	1	FLL1_LOCK_FALL_EINT1	0	FLL1 Lock Interrupt (falling-edge triggered)
	0	FLL1_LOCK_RISE_EINT1	0	FLL1 Lock Interrupt (rising-edge triggered)
R98344 (0x18028)	21	DSP1_MPU_ERR_EINT1	0	DSP1 memory protection error (rising-edge triggered)
IRQ1_EINT_7	20	DSP1_WDT_EXPIRE_EINT1	0	DSP1 watchdog timer expiry (rising-edge triggered)
	19	DSP1_IHB_ERR_EINT1	0	DSP1 memory controller error (rising-edge triggered)
	18	DSP1_AHB_SYS_ERR_EINT1	0	DSP1 AHB system error (rising-edge triggered)
	17	DSP1_AHB_PACK_ERR_EINT1	0	DSP1 AHB packing error (rising-edge triggered)
	16	DSP1_NMI_ERR_EINT1	0	DSP1 NMI error (rising-edge triggered)
R98352 (0x18030)	31	MCU_HWERR_IRQ_OUT_EINT1	0	Memory control error (rising-edge triggered)
IRQ1_EINT_9	3	DSP1_IRQ3_EINT1	0	DSP1 IRQ3 interrupt (rising-edge triggered)
	2	DSP1_IRQ2_EINT1	0	DSP1 IRQ2 interrupt (rising-edge triggered)
	1	DSP1_IRQ1_EINT1	0	DSP1 IRQ1 interrupt (rising-edge triggered)
	0	DSP1_IRQ0_EINT1	0	DSP1 IRQ0 interrupt (rising-edge triggered)
R98356 (0x18034)	21	LSRC2_LOCK_FALL_EINT1	0	LSRC2 Lock Interrupt (falling-edge triggered)
IRQ1_EINT_10	20	LSRC2_LOCK_RISE_EINT1	0	LSRC2 Lock Interrupt (rising-edge triggered)
	19	ASRC1_IN2_LOCK_FALL_EINT1	0	ASRC1 IN2 Lock Interrupt (falling-edge triggered)
	18	ASRC1_IN2_LOCK_RISE_EINT1	0	ASRC1 IN2 Lock Interrupt (rising-edge triggered)
	17	ASRC1_IN1_LOCK_FALL_EINT1	0	ASRC1 IN1 Lock Interrupt (falling-edge triggered)
	16	ASRC1_IN1_LOCK_RISE_EINT1	0	ASRC1 IN1 Lock Interrupt (rising-edge triggered)
	13	LSRC3_LOCK_FALL_EINT1	0	LSRC3 Lock Interrupt (falling-edge triggered)
	12	LSRC3_LOCK_RISE_EINT1	0	LSRC3 Lock Interrupt (rising-edge triggered)
R98360 (0x18038)	31	GPIO8_FALL_EINT1	0	GPIO8 Interrupt (falling-edge triggered)
IRQ1_EINT_11	30	GPIO8_RISE_EINT1	0	GPIO8 Interrupt (rising-edge triggered)
	29	GPIO7_FALL_EINT1	0	GPIO7 Interrupt (falling-edge triggered)
	28	GPIO7_RISE_EINT1	0	GPIO7 Interrupt (rising-edge triggered)
	27	GPIO6_FALL_EINT1	0	GPIO6 Interrupt (falling-edge triggered)
	26	GPIO6_RISE_EINT1	0	GPIO6 Interrupt (rising-edge triggered)
	25	GPIO5_FALL_EINT1	0	GPIO5 Interrupt (falling-edge triggered)
	24	GPIO5_RISE_EINT1	0	GPIO5 Interrupt (rising-edge triggered)
	23	GPIO4_FALL_EINT1	0	GPIO4 Interrupt (falling-edge triggered)
	22	GPIO4_RISE_EINT1	0	GPIO4 Interrupt (rising-edge triggered)
	21	GPIO3_FALL_EINT1	0	GPIO3 Interrupt (falling-edge triggered)
	20	GPIO3_RISE_EINT1	0	GPIO3 Interrupt (rising-edge triggered)
	19	GPIO2_FALL_EINT1	0	GPIO2 Interrupt (falling-edge triggered)
	18	GPIO2_RISE_EINT1	0	GPIO2 Interrupt (rising-edge triggered)
	17	GPIO1_FALL_EINT1	0	GPIO1 Interrupt (falling-edge triggered)
	16	GPIO1_RISE_EINT1	0	GPIO1 Interrupt (rising-edge triggered)
R98368 (0x18040)	3	DSP1_TRB_STACK_ERR_EINT1	0	DSP1 trace buffer stack interrupt (rising-edge triggered)
IRQ1_EINT_13	1	DSP1_MIPS_PROF1_DONE_EINT1	0	DSP1 MIPS profile 1 done interrupt (rising-edge triggered)
	0	DSP1_MIPS_PROF0_DONE_EINT1	0	DSP1 MIPS profile 0 done interrupt (rising-edge triggered)
R98376 (0x18048)	13	I2C2_BLOCK_EINT1	0	I2C2 Block Interrupt (rising-edge triggered)
IRQ1_EINT_15	12	I2C2_DONE_EINT1	0	I2C2 Done Interrupt (rising-edge triggered)
	3	SPI2_STALLING_EINT1	0	SPI2 Stall Interrupt (rising-edge triggered)
	2	SPI2_BLOCK_EINT1	0	SPI2 Block Interrupt (rising-edge triggered)
	0	SPI2_DONE_EINT1	0	SPI2 Done Interrupt (rising-edge triggered)

Table 4-55. Interrupt 1 Control Registers *(Cont.)*

Register Address	Bit	Label	Default	Description
R98384 (0x18050)	17	TIMER2_EINT1	0	Timer 1 Interrupt (rising-edge triggered)
IRQ1_EINT_17	16	TIMER1_EINT1	0	Timer 1 Interrupt (rising-edge triggered)
	15	GPIO12_FALL_EINT1	0	GPIO12 Interrupt (falling-edge triggered)
	14	GPIO12_RISE_EINT1	0	GPIO12 Interrupt (rising-edge triggered)
	13	GPIO11_FALL_EINT1	0	GPIO11 Interrupt (falling-edge triggered)
	12	GPIO11_RISE_EINT1	0	GPIO11 Interrupt (rising-edge triggered)
	11	GPIO10_FALL_EINT1	0	GPIO10 Interrupt (falling-edge triggered)
	10	GPIO10_RISE_EINT1	0	GPIO10 Interrupt (rising-edge triggered)
	9	GPIO9_FALL_EINT1	0	GPIO9 Interrupt (falling-edge triggered)
	8	GPIO9_RISE_EINT1	0	GPIO9 Interrupt (rising-edge triggered)
R98388 (0x18054)	3	TIMER_ALM1_CH4_EINT1	0	Alarm 1 Channel 4 Interrupt (rising-edge triggered)
IRQ1_EINT_18	2	TIMER_ALM1_CH3_EINT1	0	Alarm 1 Channel 3 Interrupt (rising-edge triggered)
	1	TIMER_ALM1_CH2_EINT1	0	Alarm 1 Channel 2 Interrupt (rising-edge triggered)
	0	TIMER_ALM1_CH1_EINT1	0	Alarm 1 Channel 1 Interrupt (rising-edge triggered)
R98448 (0x18090)	17	OUT1L_SC_STS1	0	Output path short-circuit status 0 = Normal, 1 = Short-circuit detected
IRQ1_STS_1	12	DSPCLK_ERR_STS1	0	DSPCLK Error Interrupt Status 0 = Normal, 1 = Insufficient DSPCLK cycles for one or more of the requested DSP1 clock frequencies
	11	ASYNCCLK_ERR_STS1	0	ASYNCCLK error interrupt status 0 = Normal, 1 = Insufficient ASYNCCLK cycles for the requested signal path functionality
	10	SYSCLK_ERR_STS1	0	SYSCLK error interrupt status 0 = Normal, 1 = Insufficient SYSCLK cycles for the requested signal path functionality
R98456 (0x18098)	9	OUT1L_DISABLE_DONE_STS1	0	OUT1L disable status 0 = Busy (sequence in progress) 1 = Idle (sequence completed)
IRQ1_STS_3	1	OUT1L_ENABLE_DONE_STS1	0	OUT1L enable status 0 = Busy (sequence in progress) 1 = Idle (sequence completed)
R98464 (0x180A0)	20	INPUTS_SIG_DET_STS1	0	Input path signal-detect status 0 = Normal, 1 = Signal detected
IRQ1_STS_5	18	DRC2_SIG_DET_STS1	0	DRC2 signal-detect status 0 = Normal, 1 = Signal detected
	16	DRC1_SIG_DET_STS1	0	DRC1 signal-detect status 0 = Normal, 1 = Signal detected
R98468 (0x180A4)	9	FLL2_REF_LOST_STS1	0	FLL2 reference-lost status 0 = Normal, 1 = Reference lost
IRQ1_STS_6	8	FLL1_REF_LOST_STS1	0	FLL1 reference-lost status 0 = Normal, 1 = Reference lost
	2	FLL2_LOCK_STS1	0	FLL2 lock status 0 = Not locked, 1 = Locked
	0	FLL1_LOCK_STS1	0	FLL1 lock status 0 = Not locked, 1 = Locked
R98472 (0x180A8)	20	DSP1_WDT_EXPIRE_STS1	0	DSP1 watchdog timer status 0 = Normal, 1 = Watchdog timer expired
IRQ1_STS_7	18	DSP1_AHB_SYS_ERR_STS1	0	DSP1 AHB system status 0 = Normal, 1 = Error
	17	DSP1_AHB_PACK_ERR_STS1	0	DSP1 AHB packing status 0 = Normal, 1 = Error
	16	DSP1_NMI_ERR_STS1	0	DSP1 NMI status 0 = Normal, 1 = NMI asserted

Table 4-55. Interrupt 1 Control Registers *(Cont.)*

Register Address	Bit	Label	Default	Description
R98480 (0x180B0) IRQ1_STS_9	3	DSP1_IRQ3_STS1	0	DSP1 IRQ3 status 0 = Normal, 1 = Interrupt asserted
	2	DSP1_IRQ2_STS1	0	DSP1 IRQ2 status 0 = Normal, 1 = Interrupt asserted
	1	DSP1_IRQ1_STS1	0	DSP1 IRQ1 status 0 = Normal, 1 = Interrupt asserted
	0	DSP1_IRQ0_STS1	0	DSP1 IRQ0 status 0 = Normal, 1 = Interrupt asserted
R98484 (0x180B4) IRQ1_STS_10	20	LSRC2_LOCK_STS1	0	LSRC2 Lock Status 0 = Not locked, 1 = Locked
	18	ASRC1_IN2_LOCK_STS1	0	ASRC1 IN2 Lock Status 0 = Not locked, 1 = Locked
	16	ASRC1_IN1_LOCK_STS1	0	ASRC1 IN1 Lock Status 0 = Not locked, 1 = Locked
	12	LSRC3_LOCK_STS1	0	LSRC3 Lock Status 0 = Not locked, 1 = Locked
R98488 (0x180B8) IRQ1_STS_11	30	GPIO8_STS1	0	GPIO*n* input status. Reads back the logic level of GPIO*n*. Only valid for pins configured as GPIO input (does not include DSPGPIO inputs).
	28	GPIO7_STS1	0	
	26	GPIO6_STS1	0	
	24	GPIO5_STS1	0	
	22	GPIO4_STS1	0	
	20	GPIO3_STS1	0	
	18	GPIO2_STS1	0	
	16	GPIO1_STS1	0	
R98512 (0x180D0) IRQ1_STS_17	14	GPIO12_STS1	0	GPIO*n* input status. Reads back the logic level of GPIO*n*. Only valid for pins configured as GPIO input (does not include DSPGPIO inputs).
	12	GPIO11_STS1	0	
	10	GPIO10_STS1	0	
	8	GPIO9_STS1	0	
R98576 (0x18110) to R98644 (0x18154)		x_MASK1	See Footnote [1]	For each x_EINT1 interrupt bit in registers 0x18010–0x18054, a corresponding mask bit (x_MASK1) is provided in registers 0x18110–0x18154. The mask bits are coded as follows: 0 = Do not mask interrupt 1 = Mask interrupt
R98872 (0x18238) IRQ1_EDGE_11	31	GPIO8_FALL_EDGE1	0	GPIO*n* interrupt type 0 = Level-triggered 1 = Edge-triggered
	30	GPIO8_RISE_EDGE1	0	
	29	GPIO7_FALL_EDGE1	0	
	28	GPIO7_RISE_EDGE1	0	
	27	GPIO6_FALL_EDGE1	0	
	26	GPIO6_RISE_EDGE1	0	
	25	GPIO5_FALL_EDGE1	0	
	24	GPIO5_RISE_EDGE1	0	
	23	GPIO4_FALL_EDGE1	0	
	22	GPIO4_RISE_EDGE1	0	
	21	GPIO3_FALL_EDGE1	0	
	20	GPIO3_RISE_EDGE1	0	
	19	GPIO2_FALL_EDGE1	0	
	18	GPIO2_RISE_EDGE1	0	
	17	GPIO1_FALL_EDGE1	0	
	16	GPIO1_RISE_EDGE1	0	

Table 4-55. Interrupt 1 Control Registers *(Cont.)*

Register Address	Bit	Label	Default	Description
R98896 (0x18250)	15	GPIO12_FALL_EDGE1	0	GPIO*n* interrupt type
IRQ1_EDGE_17	14	GPIO12_RISE_EDGE1	0	0 = Level-triggered
	13	GPIO11_FALL_EDGE1	0	1 = Edge-triggered
	12	GPIO11_RISE_EDGE1	0	
	11	GPIO10_FALL_EDGE1	0	
	10	GPIO10_RISE_EDGE1	0	
	9	GPIO9_FALL_EDGE1	0	
	8	GPIO9_RISE_EDGE1	0	

1. The BOOT_DONE_EINT1 interrupt is 0 (unmasked) by default; all other interrupts are 1 (masked) by default.

4.12 General-Purpose I/O

The CS47L63 supports up to 12 GPIO pins, which can be assigned to application-specific functions. The GPIOs enable interfacing and detection of external hardware and can provide logic outputs to other devices. The GPIO input functions can be used to generate an interrupt (IRQ) event.

The GPIO connections are multiplexed with the ASP and master-interface functions. The GPIO and interrupt circuits support the following functions:

- Pin-specific alternative functions for external interfaces (ASP*n,* SPI master, I2C master)
- Logic input/button detect (GPIO input)
- Logic 1 and Logic 0 output (GPIO output)
- Interrupt (IRQ) status
- Clock output
- Frequency-locked loop (FLL) status
- FLL clock output
- Pulse-width modulation (PWM) signal output
- Input signal-detection status
- ASRC/LSRC lock status
- Output signal path status
- Alarm generator output
- General-purpose timer status
- DSP busy/idle status
- SPI master interface slave-select output

Logic input and output (GPIO) can be supported in two different ways on the CS47L63. The standard mechanism described in this section provides a comprehensive suite of options including input debounce, and selectable output drive configuration. The DSP GPIO circuit is tailored towards more advanced requirements typically demanded by DSP software features. The DSP GPIO functions are described in Section 4.5.3.

4.12.1 GPIO Control

For each GPIO, the selected function is determined by the GP*n*_FN field, where *n* identifies the GPIO pin (1–12). The pin direction, set by GP*n*_DIR, must be set according to function selected by GP*n*_FN.

If a pin is configured as a GPIO input (GP*n*_DIR = 1, GP*n*_FN = 0x001), the logic level at the pin can be read from the respective GP*n*_STS bit. Note that GP*n*_STS is not affected by the polarity-select (GP*n*_POL) bit.

A debounce circuit can be enabled on any GPIO input, to avoid false event triggers. This is enabled on each pin by setting the respective GP*n*_DB bit. The debounce time is configurable for each GPIO using GP*n*_DBTIME. The debounce circuit uses the 32 kHz clock, which must be enabled whenever input debounce functions are required—see Section 4.10.4.

Each GPIO pin is an input to the interrupt control circuit and can be used to trigger an interrupt event. An interrupt event is triggered on the rising and falling edges of the GPIO input. The associated interrupt bit is latched once set; it can be polled at any time or used to control the IRQ signal. See Section 4.11 for details of the interrupt event handling.

Integrated pull-up and pull-down resistors are provided on each GPIO pin; these can be configured independently using the GPn_PU and GPn_PD fields. When the pull-up and pull-down control bits are both enabled, the CS47L63 provides a bus keeper function on the respective pin. The bus keeper function holds the logic level unchanged whenever the pin is undriven (e.g., if the signal is tristated).

Note: The bus keeper is enabled by default on all GPIO pins and, if not actively driven, may result in either a Logic 0 or Logic 1 at the respective input on start-up. If an external pull resistor is connected, the chosen resistance should take account of the bus keeper resistance (see Table 3-10). A strong pull resistor (e.g., 10 kΩ) is required, if a specific start-up condition is to be forced by the external pull component.

If a pin is configured as a GPIO output (GPn_DIR = 0, GPn_FN = 0x001), its level can be set to Logic 0 or Logic 1 using the GPn_LVL field. Note that the GPn_LVL bits are write-only—they do not provide status indication of GPIO input or output levels.

If a pin is configured as an output (GPn_DIR = 0), the polarity can be selected using GPn_POL. If GPn_POL = 1, the selected output function is inverted. Note that, if GPn_FN = 0x000 or 0x002, the GPn_POL bit has no effect on the respective GPIO pin.

A GPIO output can be either CMOS driven or open drain. This is selected on each pin using the respective GPn_OP_CFG bit. Note that if GPn_FN = 0x000 the GPn_OP_CFG bit has no effect on the respective GPIO pin—see Table 4-56 for further details. If GPn_FN = 0x002, the respective pin output is CMOS.

The output drive strength of GPIOs is selectable using the respective GPn_DRV_STR bits.

The register fields that control the GPIO pins are described in Table 4-56.

Table 4-56. GPIO Control

Register Address	Bit	Label	Default	Description
R3072 (0x0C00) GPIO_STATUS1	11	GP12_STS	0	GPIOn input level. Read this bit to read GPIO input level.
	10	GP11_STS	0	
	9	GP10_STS	0	
	8	GP9_STS	0	
	7	GP8_STS	0	
	6	GP7_STS	0	
	5	GP6_STS	0	
	4	GP5_STS	0	
	3	GP4_STS	0	
	2	GP3_STS	0	
	1	GP2_STS	0	
	0	GP1_STS	0	

Table 4-56. GPIO Control (Cont.)

Register Address	Bit	Label	Default	Description
R3080 (0x0C08) GPIO1_CTRL1 to R3124 (0x0C34) GPIO12_CTRL1	31	GP*n*_DIR	1	GPIO*n* pin direction 0 = Output 1 = Input Note that, if GP*n*_FN = 0x000 or 0x002, this bit has no effect on the GPIO*n* pin. If GPn_FN = 0x000, the pin direction is set according to the applicable pin-specific function (see Table 4-58). If GPn_FN = 0x002, the pin direction is set according to the DSP GPIO configuration.
	30	GP*n*_PU	1	GPIO*n* pull-up enable 0 = Disabled 1 = Enabled **Note:** If GP*n*_PD and GP*n*_PU are both set, a bus keeper function is enabled on the respective GPIO*n* pin.
	29	GP*n*_PD	1	GPIO*n* pull-down enable 0 = Disabled 1 = Enabled **Note:** If GP*n*_PD and GP*n*_PU are both set, a bus keeper function is enabled on the respective GPIO*n* pin.
	24	GP*n*_DRV_STR	1	GPIO*n* output drive strength 0 = 4 mA 1 = 8 mA
	19:16	GP*n*_DBTIME[3:0]	0x0	GPIO*n* input debounce time 0x0 = 100 µs 0x3 = 6 ms 0x6 = 48 ms 0x9 = 384 ms 0x1 = 1.5 ms 0x4 = 12 ms 0x7 = 96 ms 0xA = 768 ms 0x2 = 3 ms 0x5 = 24 ms 0x8 = 192 ms 0xB–0xF = Reserved
	15	GP*n*_LVL	See Footnote 2	GPIO*n* level (write-only). Write to this bit to set a GPIO output. If GP*n*_POL is set, the GP*n*_LVL bit is the opposite logic level to the external pin.
	14	GP*n*_OP_CFG	0	GPIO*n* output configuration 0 = CMOS 1 = Open drain Note that, if GP*n*_FN = 0x000 or 0x002, this bit has no effect on the GPIO*n* output. If GPn_FN = 0x000, the pin configuration is set according to the applicable pin-specific function (see Table 4-58). If GPn_FN = 0x002, the pin configuration is CMOS.
	13	GP*n*_DB	0	GPIO*n* input debounce select 0 = Disabled 1 = Enabled
	12	GP*n*_POL	0	GPIO*n* output polarity 0 = Noninverted (Active High) 1 = Inverted (Active Low) Note that, if GP*n*_FN = 0x000 or 0x002, this bit has no effect on the GPIO*n* output.
	9:0	GP*n*_FN[9:0]	0x001	GPIO*n* Pin Function (see Table 4-57 for details)

1. *n* is a number (1–12) that identifies the individual GPIO.
2. The default value of GP*n*_LVL depends upon whether the pin is actively driven by another device. If the pin is actively driven, the bus keeper maintains this logic level. If the pin is not actively driven, the bus keeper may establish either a Logic 1 or Logic 0 as the initial input level.

4.12.2 GPIO Function Select

The available GPIO functions are described in Table 4-57. The function of each GPIO is set using GP*n*_FN, where *n* identifies the GPIO pin (1–12). Note that the respective GP*n*_DIR must also be set according to whether the function is an input or output.

Table 4-57. GPIO Function Select

GP*n*_FN	Valid On	Description	Comments
0x000	All GPIOs (1–12)	Pin-specific alternate function	Alternate configuration supporting ASP*n*, SPI, or I2C interface functions—seeSection 4.12.3.
0x001	All GPIOs (1–12)	Button-detect input/logic-level output	GP*n*_DIR = 0: GPIO pin logic level is set by GP*n*_LVL. GP*n*_DIR = 1: Button detect or logic level input.
0x002	All GPIOs (1–12)	DSP GPIO	Low latency input/output for DSP functions.
0x003	GPIO5–12 only	IRQ1 output	Interrupt (IRQ1) output 0 = IRQ1 not asserted 1 = IRQ1 asserted
0x010	GPIO5–12 only	FLL1 clock	Clock output from FLL1
0x011	GPIO5–12 only	FLL2 clock	Clock output from FLL2
0x013	GPIO5–12 only	Oscillator clock	Clock output from internal R-C oscillator
0x018	GPIO5–12 only	FLL1 lock	Indicates FLL1 lock status 0 = Not locked 1 = Locked
0x01A	GPIO5–12 only	FLL2 lock	Indicates FLL2 lock status 0 = Not locked 1 = Locked
0x048	GPIO5–12 only	OPCLK clock	Configurable clock output derived from SYSCLK
0x049	GPIO5–12 only	OPCLK async clock	Configurable clock output derived from ASYNCCLK
0x04A	GPIO5–12 only	OPCLK DSP clock	Configurable clock output derived from DSPCLK
0x080	All GPIOs (1–12)	PWM1 output	Configurable PWM output PWM1
0x081	All GPIOs (1–12)	PWM2 output	Configurable PWM output PWM2
0x08C	GPIO5–12 only	Input signal path signal detect	Indicates inputs signal path signal detect status 0 = Signal threshold not exceeded 1 = Signal threshold exceeded
0x98	GPIO5–12 only	ASRC1 IN1 lock	Indicates ASRC1 IN1 Lock status (ASRC IN1 paths convert from the ASRC1_RATE1 sample rate to the ASRC1_RATE2 sample rate.) 0 = Not locked 1 = Locked
0x9A	GPIO5–12 only	ASRC1 IN2 lock	Indicates ASRC1 IN2 Lock status (ASRC IN2 paths convert from the ASRC1_RATE2 sample rate to the ASRC1_RATE1 sample rate.) 0 = Not locked 1 = Locked
0x9C	GPIO5–12 only	LSRC2 lock	Indicates LSRC2 Lock status 0 = Not locked 1 = Locked
0xA0	GPIO5–12 only	LSRC3 lock	Indicates LSRC3 Lock status 0 = Not locked 1 = Locked
0x1FA	GPIO5–12 only	Output signal path status	Output signal path (OUTP/OUTN) status 0 = Disabled 1 = Enabled
0x230– 0x233	All GPIOs (1–12)	Alarm 1 Channel *n* status	Alarm 1 Channel *n* status (*n* is 1–4) A pulse is output when the respective alarm-trigger conditions are met. The pulse duration is configurable.
0x250– 0x251	All GPIOs (1–12)	Timer *n* status	Timer *n* status A pulse is output after the respective timer reaches its final count value.
0x373	GPIO5–12 only	DSP1 power status	DSP1 power status 0 = Busy 1 = Idle
0x608– 0x60B	All GPIOs (1–12)	SPI2 Slave Select 1–4	Slave-select outputs controlled by the SPI2 master interface

4.12.3 Pin-Specific Alternate Function—GP*n*_FN = 0x000

Each GPIO pin is multiplexed with the pin-specific functions listed in Table 4-58. The alternate functions are selected by setting the respective GP*n*_FN fields to 0x000, as described in Section 4.12.1. Note that each function is unique to the associated pin and can be supported only on that pin.

If the alternate function is selected on a GPIO pin, the pin direction (input or output) and the output driver configuration (CMOS or open drain) are set as described in Table 4-58. The respective GP*n*_DIR and GP*n*_OP_CFG bits have no effect in this case.

Table 4-58. GPIO Alternate Functions

GPIO	Alternate Function [1]	Description	Direction	Output Driver Configuration
GPIO1	ASP1_DOUT	Audio Serial Port 1 data output	Digital output	CMOS
GPIO2	ASP1_DIN	Audio Serial Port 1 data input	Digital input	—
GPIO3	ASP1_BCLK	Audio Serial Port 1 bit clock	Digital I/O	CMOS
GPIO4	ASP1_FSYNC	Audio Serial Port 1 frame sync	Digital I/O	CMOS
GPIO5	ASP2_DOUT	Audio Serial Port 2 data output	Digital output	CMOS
GPIO6	ASP2_DIN	Audio Serial Port 2 data input	Digital input	—
GPIO7	ASP2_BCLK	Audio Serial Port 2 bit clock	Digital I/O	CMOS
GPIO8	ASP2_FSYNC	Audio Serial Port 2 frame sync	Digital I/O	CMOS
GPIO9	SPI2_SS	SPI master interface Slave Select 1	Digital output	CMOS
GPIO10	SPI2_SCLK	SPI master interface clock	Digital output	CMOS
GPIO11	SPI2_MISO/I2C2_SCL [2]	SPI master interface data output/ I2C master clock output	Digital I/O	CMOS
GPIO12	SPI2_MOSI/I2C2_SDA [2]	SPI master interface data input/ I2C master data I/O	Digital I/O	CMOS

1. The alternate function is enabled if the respective GP*n*_FN value is 0x000.
2. The applicable function is configured using SPI_I2C_MST_SEL—see Table 4-33.

4.12.4 Button Detect input/Logic Level output—GP*n*_FN = 0x001

The GPIO pins can be configured for general-purpose digital input/output by setting the respective GPIO fields as described in Section 4.12.1.

- The GPIO input configuration is suitable for button-detect functionality. Note that it is recommended to enable the GPIO input debounce feature when using GPIOs as button input.

  The GP*n*_STS fields indicate the logic levels on each GPIO input—after the respective debounce function. Note that GP*n*_STS is not affected by the GP*n*_POL bit.

  The debounced GPIO signals are also inputs to the interrupt-control circuit. Separate interrupts are associated with the rising and falling edges of the GPIO input. The associated interrupt bits are latched once set; they can be polled at any time or used to control the IRQ signal. See Section 4.11 for details of the interrupt event handling.

- The GPIO output can be used to drive a logic high or logic low level to provide an indication or control signal to an external circuit.

  The output logic level is selected using the respective GP*n*_LVL bit. Note that the GP*n*_LVL bits are write-only— they do not provide status indication of GPIO input or output levels.

  The polarity of the GPIO output can be inverted using the GP*n*_POL bits. If GP*n*_POL = 1, the external output is the opposite logic level to GP*n*_LVL.

4.12.5 DSP GPIO (Low-Latency DSP Input/Output)—GP*n*_FN = 0x002

The DSP GPIO function provides an advanced I/O capability for signal-processing applications. The DSP GPIO pins are accessed using maskable sets of I/O control registers; this allows the selected combinations of GPIOs to be controlled with ease, regardless of how the allocation of GPIO pins has been implemented in hardware.

The DSP GPIO function is selected by setting the respective GPIO fields as described in Section 4.12.1. A full description of the DSP GPIO function is provided in Section 4.5.3.

Note that, if GP*n*_FN is set to 0x002, the respective pin direction (input or output) is set according to the DSP GPIO configuration for that pin—the GP*n*_DIR control bit has no effect in this case.

4.12.6   Interrupt (IRQ) Status Output—GP*n*_FN = 0x003

The CS47L63 has an interrupt controller, which can be used to indicate when any selected interrupt events occur. Individual interrupts may be masked in order to configure the interrupt as required. See Section 4.11 for a full definition of all supported interrupt events.

The IRQ1 interrupt-request status may be output directly on a GPIO pin by setting the respective GPIO fields as described in Section 4.12.1. Note that the IRQ1 status is output on the IRQ pin at all times.

4.12.7   Frequency-Locked Loop (FLL) Clock Output—GP*n*_FN = 0x010, 0x011

Clock signals derived from the FLLs may be output on a GPIO pin. The GPIO output from each FLL*n* (FLL1 or FLL2) is controlled by the respective FLL*n*_GPCLK_DIV and FLL*n*_GPCLK_EN fields, as described in Table 4-59.

To support the FLL clock output, the respective FLL*n*_GPCLK_SRC field must be cleared. If the FLL clock output is not used, it is recommended to set FLL*n*_GPCLK_SRC = 11 in order to minimize power consumption.

It is recommended to disable the clock output (FLL*n*_GPCLK_EN = 0) before making any change to FLL*n*_GPCLK_DIV.

Note that FLL*n*_GPCLK_DIV and FLL*n*_GPCLK_EN affect the GPIO output only; they do not affect the FLL frequency. The maximum output frequency supported for GPIO output is noted in Table 3-10.

The FLL clock output is configured by setting the respective GPIO fields as described in Section 4.12.1. See Section 4.10 for details of the CS47L63 system clocking and how to configure the FLL.

Table 4-59. FLL Clock Output Control

Register Address	Bit	Label	Default	Description		
R7328 (0x1CA0) FLL1_GPIO_CLOCK	11:10	FLL1_GPCLK_SRC[1:0]	11	FLL1 GPIO Clock Source		
				00 = FLL	10 = Reserved	
				01 = Reserved	11 = Disabled	
	7:1	FLL1_GPCLK_DIV[6:0]	0x02	FLL1 GPIO Clock Divider		
				0x00 = Reserved	0x04 = Divide by 4	
				0x01 = Reserved	…	
				0x02 = Divide by 2	0x7F = Divide by 127	
				0x03 = Divide by 3	(F_{GPIO} = F_{FLL}/FLL1_GPCLK_DIV)	
	0	FLL1_GPCLK_EN	0	FLL1 GPIO Clock Enable		
				0 = Disabled		
				1 = Enabled		
R7584 (0x1DA0) FLL2_GPIO_CLOCK	11:10	FLL2_GPCLK_SRC[1:0]	11	FLL2 GPIO Clock Source		
				00 = FLL	10 = Reserved	
				01 = Reserved	11 = Disabled	
	7:1	FLL2_GPCLK_DIV[6:0]	0x02	FLL2 GPIO Clock Divider		
				0x00 = Reserved	0x04 = Divide by 4	
				0x01 = Reserved	…	
				0x02 = Divide by 2	0x7F = Divide by 127	
				0x03 = Divide by 3	(F_{GPIO} = F_{FLL}/FLL2_GPCLK_DIV)	
	0	FLL2_GPCLK_EN	0	FLL2 GPIO Clock Enable		
				0 = Disabled		
				1 = Enabled		

4.12.8   Oscillator Clock Output—GP*n*_FN = 0x013

A clock signal derived from the internal R-C oscillator can be output on a GPIO pin. The oscillator is enabled by setting RCO_EN, as defined in Table 4-48. The nominal oscillator frequency is specified in Table 3-11.

The oscillator clock output is configured by setting the respective GPIO fields as described in Section 4.12.1. See Section 4.10 for details of the CS47L63 system clocking.

4.12.9 Frequency-Locked Loop (FLL) Status Output—GP*n*_FN = 0x018, 0x01A

The CS47L63 provides FLL status flags, which may be used to control other events. The FLL lock signals indicate whether FLL lock has been achieved. See Section 4.10.7 for details of the FLLs.

The FLL lock signals may be output directly on a GPIO pin by setting the respective GPIO fields as described in Section 4.12.1.

The FLL lock signals are inputs to the interrupt controller circuit. Separate interrupts are associated with the rising and falling edges of the FLL-lock status. The associated interrupt bits are latched once set; they can be polled at any time or used to control the IRQ signal. See Section 4.11 for details of the interrupt event handling.

4.12.10 OPCLK, OPCLK_ASYNC, and OPCLK_DSP Output—GP*n*_FN = 0x048, 0x049, 0x04A

A clock output (OPCLK) derived from SYSCLK can be output on a GPIO pin. The OPCLK frequency is controlled by OPCLK_DIV and OPCLK_SEL. The OPCLK output is enabled by setting OPCLK_EN, as described in Table 4-60.

A clock output (OPCLK_ASYNC) derived from ASYNCCLK can be output on a GPIO pin. The OPCLK_ASYNC frequency is controlled by OPCLK_ASYNC_DIV and OPCLK_ASYNC_SEL. The OPCLK_ASYNC output is enabled by setting OPCLK_ASYNC_EN.

A clock output (OPCLK_DSP) derived from DSPCLK can be output on a GPIO pin. The OPCLK_DSP frequency is controlled by OPCLK_DSP_DIV and OPCLK_DSP_SEL. The OPCLK_DSP output is enabled by setting OPCLK_DSP_EN.

It is recommended to disable the clock output before making any change to the respective *x*_DIV or *x*_SEL fields.

The source frequency for OPCLK, OPCLK_ASYNC, and OPCLK_DSP must be selected using the respective *x*_SEL field. The selected frequency must be less than or equal to the applicable system clock source. The maximum output frequency supported for GPIO output is noted in Table 3-10.

The OPCLK, OPCLK_ASYNC, and OPCLK_DSP signals can be output directly on a GPIO pin by setting the respective GPIO fields as described in Section 4.12.1.

See Section 4.10 for details of the system clocks (SYSCLK, ASYNCCLK, and DSPCLK).

Table 4-60. OPCLK Control

Register Address	Bit	Label	Default	Description
R4128 (0x1020) OUTPUT_SYS_CLK	15	OPCLK_EN	0	OPCLK Enable 0 = Disabled 1 = Enabled
	7:3	OPCLK_DIV[4:0]	0x00	OPCLK Divider 0x02 = Divide by 2 0x04 = Divide by 4 0x06 = Divide by 6 … (even numbers only) 0x1E = Divide by 30 Note that only even numbered divisions (2, 4, 6, etc.) are valid selections. All other codes are reserved if the OPCLK signal is enabled.
	2:0	OPCLK_SEL[2:0]	000	OPCLK Source Frequency 000 = 6.144 MHz (5.6448 MHz) 001 = 12.288 MHz (11.2896 MHz) 010 = 24.576 MHz (22.5792 MHz) 011 = 49.152 MHz (45.1584 MHz) All other codes are reserved The frequencies in brackets apply for 44.1 kHz–related SYSCLK rates only (i.e., SAMPLE_RATE_*n* = 0x09–0x0D). The OPCLK source frequency must be less than or equal to the SYSCLK frequency.

Table 4-60. OPCLK Control *(Cont.)*

Register Address	Bit	Label	Default	Description
R4132 (0x1024) OUTPUT_ASYNC_ CLK	15	OPCLK_ASYNC_ EN	0	OPCLK_ASYNC Enable 0 = Disabled 1 = Enabled
	7:3	OPCLK_ASYNC_ DIV[4:0]	0x00	OPCLK_ASYNC Divider 0x02 = Divide by 2 0x04 = Divide by 4 0x06 = Divide by 6 … (even numbers only) 0x1E = Divide by 30 Note that only even numbered divisions (2, 4, 6, etc.) are valid selections. All other codes are reserved if the OPCLK_ASYNC signal is enabled.
	2:0	OPCLK_ASYNC_ SEL[2:0]	000	OPCLK_ASYNC Source Frequency 000 = 6.144 MHz (5.6448 MHz) 001 = 12.288 MHz (11.2896 MHz) 010 = 24.576 MHz (22.5792 MHz) 011 = 49.152 MHz (45.1584 MHz) All other codes are reserved The frequencies in brackets apply for 44.1 kHz–related ASYNCCLK rates only (i.e., ASYNC_SAMPLE_RATE_n = 0x09–0x0D). The OPCLK_ASYNC source frequency must be less than or equal to the ASYNCCLK frequency.
R4172 (0x104C) OUTPUT_DSP_CLK	15	OPCLK_DSP_EN	0	OPCLK_DSP Enable 0 = Disabled 1 = Enabled
	7:3	OPCLK_DSP_ DIV[4:0]	0x00	OPCLK_DSP Divider 0x02 = Divide by 2 0x04 = Divide by 4 0x06 = Divide by 6 … (even numbers only) 0x1E = Divide by 30 Note that only even numbered divisions (2, 4, 6, etc.) are valid selections. All other codes are reserved if the OPCLK_DSP signal is enabled.
	2:0	OPCLK_DSP_ SEL[2:0]	000	OPCLK_DSP Source Frequency 000 = 6.144 MHz 001 = 12.288 MHz 010 = 24.576 MHz 011 = 49.152 MHz All other codes are reserved The OPCLK_DSP source frequency must be less than or equal to the DSPCLK frequency.

4.12.11 Pulse-Width Modulation (PWM) Signal Output—GP*n*_FN = 0x080, 0x081

The CS47L63 incorporates two PWM signal generators, which can be enabled as GPIO outputs. The duty cycle of each PWM signal can be modulated by an audio source, or can be set to a fixed value using a control register setting.

The PWM outputs may be output directly on a GPIO pin by setting the respective GPIO fields as described in Section 4.12.1.

See Section 4.3.10 for details of how to configure the PWM signal generators.

4.12.12 Input Signal Path Signal Detect—GP*n*_FN = 0x08C

The input path signal-detect function provides an output that indicates the status of one or more selected input channels. The signal-detect status indicates when one or more of the input channels exceeds the configured signal-threshold level. See Section 4.2.8 for details of the input path signal-detect function.

The input path signal-detect status may be output directly on a GPIO pin by setting the respective GPIO fields as described in Section 4.12.1.

The signal-detect function is an input to the interrupt control circuit. Separate interrupts are associated with the rising and falling edges of the signal-detect status. The associated interrupt bits are latched once set; they can be polled at any time or used to control the IRQ signal. See Section 4.11 for details of the interrupt event handling.

4.12.13 ASRC/LSRC Lock Status Output—GP*n*_FN = 0x098, 0x09A, 0x09C, 0x0A0

The ASRC/LSRC sample-rate converters provide status flags which may be used to control other events. The ASRC-/LSRC-lock signals indicate whether respective circuit has achieved lock. See Section 4.3.12 for details of the sample-rate converters.

The ASRC-/LSRC-lock signals may be output directly on a GPIO pin by setting the respective GPIO fields as described in Section 4.12.2.

The ASRC-/LSRC-lock signals are inputs to the interrupt control circuit. An interrupt event is triggered on the rising and falling edges of the respective event. The associated interrupt bits are latched once set; they can be polled at any time or used to control the IRQ signal. See Section 4.11 for details of the interrupt event handling.

4.12.14 Output Driver Status—GP*n*_FN = 0x1FA

The output signal path is controlled by a pop-suppressed control sequence to enable or disable the respective circuits. The CS47L63 provides an output-path status flag, indicating the status of the headphone output driver. See Section 4.9 for details of the output signal path.

The output path status may be output directly on a GPIO pin by setting the respective GPIO fields as described in Section 4.12.1.

The output path status also provides input to the interrupt control circuit, to provide indication when the enable/disable control sequence completes. Separate interrupts are associated with each event. See Section 4.11 for details of the interrupt event handling.

4.12.15 Alarm Generator Status Output—GP*n*_FN = 0x230–0x233

The CS47L63 alarm-generator circuit is associated with the general-purpose timers. The alarm generator supports up to four output channels; these can be used to indicate one-off events, or can be configured for cyclic (repeated) triggers. See Section 4.5.1 for details of the alarm-control circuits.

The alarm status may be output directly on a GPIO pin by setting the respective GPIO fields as described in Section 4.12.1. The alarm status is asserted when the respective alarm-trigger conditions are met. The signal is asserted for a duration that is configurable as described in Section 4.5.1.1.

The alarm generators also provide input to the interrupt control circuit. An interrupt event is triggered whenever the alarm-trigger conditions are met. The associated interrupt bits are latched once set; they can be polled at any time or used to control the IRQ signal. See Section 4.11 for details of the interrupt event handling.

4.12.16 General-Purpose Timer Status Output—GP*n*_FN = 0x250–0x251

The CS47L63 incorporates two general-purpose timers, which support a wide variety of uses. The timers can count up or down, and support continuous or single count modes. A status output, indicating the progress of each timer, is provided. See Section 4.5.2 for details of the general-purpose timers.

A logic signal from each general-purpose timer may be output directly on a GPIO pin by setting the respective GPIO fields as described in Section 4.12.1. This logic signal is pulsed high whenever the timer reaches its final count value.

The general-purpose timers also provide input to the interrupt control circuit. An interrupt event is triggered whenever the timer reaches its final count value. The associated interrupt bits are latched once set; they can be polled at any time or used to control the IRQ signal. See Section 4.11 for details of the interrupt event handling.

4.12.17 DSP1 Power Status—GP*n*_FN = 0x373

The Halo Core DSP supports a wide range of audio-enhancement functions. In typical applications, the DSP operates intermittently, waiting for an interrupt or other event before proceeding. A status output, indicating DSP activity, is provided to assist in the development of DSP firmware code. See Section 4.4 for details of the Halo Core DSP.

A logic signal from the DSP may be output directly on a GPIO pin by setting the respective GPIO fields as described in Section 4.12.1. The power-status indication is asserted if the DSP is idle.

4.12.18 SPI2 Slave-Select Output—GP*n*_FN = 0x608, 0x609, 0x60A, 0x60B

The SPI master interface supports four slave-select ($\overline{SS}$) connections, enabling multiple devices to be accessed on a shared bus. The $\overline{SS}$ output is asserted (Logic 0) at the start of a SPI transaction and deasserted (Logic 1) at the end. See Section 4.5.5 for details of the SPI master interface.

The slave-select outputs, SS1–SS4, may be configured on a GPIO pin by setting the respective GPIO fields as described in Section 4.12.1. Active-low output is configured by setting the respective GP*n*_POL bit.

Note the Slave Select 1 function (GP*n*_FN = 0x608) is the same signal as the pin-specific $\overline{SS}$ function on GPIO9 (GP9_FN = 0x000).

4.13 Control Interface

The CS47L63 supports a control interface for read/write access to its control registers. The control interface is a slave interface and operates in 4-wire SPI or 2-wire I2C modes.

The control interface mode is configured after power up or hardware reset—the CS47L63 automatically detects the applicable mode by monitoring the interface pins when the first control message is received from the host. Note that, following the automatic mode selection, the control-interface mode is then fixed until the next power cycle or hardware reset.

If the control interface is used in I2C Mode, the unused SPI-interface pins should be tied off as follows:

- $\overline{SPI1\_SS}$—tied high (VDD_IO)
- SPI1_SCK—tied low (GND_D)

The CS47L63 executes a boot sequence following power-on reset, hardware reset, or software reset. Note that control register writes should not be attempted until the boot sequence has completed. See Section 4.16 for further details.

Timing specifications for the control interface are provided in Table 3-19 and Table 3-18. In SPI Mode, certain system-wide constraints must be observed to ensure the control-interface limits are not exceeded. Full details of these requirements are provided in Section 4.10.6. These constraints need to be considered if any of the following conditions is true:

- SYSCLK is enabled and is < 11.2896 MHz
- Control-register access is scheduled at register address 0x100000 or above

Note that the control interface function can be supported with or without system clocking—there is no requirement for SYSCLK to be enabled when accessing the register map.

4.13.1 Four-Wire (SPI) Control Mode

The SPI1 control-interface mode is supported using the $\overline{SPI1\_SS}$, SPI1_SCK, SPI1_MOSI, and SPI1_MISO pins.

The SPI1 control interface supports selectable drive-strength, pull-down, and phase control using the register fields described in Table 4-61.

Table 4-61. Control Interface Configuration

Register Address	Bit	Label	Default	Description
R144 (0x0090) CTRL_IF_DPHA	0	SPI1_DPHA	0	SPI1 data phase control 0 = MISO driven on falling SCK edge 1 = MISO driven on rising SCK edge
R4100 (0x1004) SPI1_CFG_1	8	SPI1_MISO_SCL_DRV_STR	1	SPI1_MISO output drive strength 0 = 4 mA 1 = 8 mA
	7	SPI1_MISO_SCL_PD	0	SPI1_MISO pull-down control 0 = Disabled 1 = Enabled

The MOSI (data-input) pin supports the following behavior:

- In write operations (R/$\overline{W}$ = 0), the MOSI pin input is driven by the controlling device.
- In read operations (R/$\overline{W}$ = 1), the MOSI pin is ignored following receipt of the valid register address.

The MISO (data-output) pin supports the following behavior:

- If $\overline{SS}$ is asserted (Logic 0), the MISO output is actively driven when outputting data and is high impedance at other times. If $\overline{SS}$ is not asserted, the MISO output is high impedance.
- The timing of the MISO data output is configurable using SPI1_DPHA. Depending on the host-interface behavior and timing requirements, SPI1_DPHA can be used to support a wide range of SCK frequencies. See Table 3-19 for timing information.
- The high-impedance state of the MISO output allows the pin to be shared with other slaves. An internal pull-down resistor can be enabled on the MISO pin, as described in Table 4-61.

The SPI interface uses a 31-bit register address and 32-bit data words. Note that the full SPI message protocol also includes a read/write bit and a 32-bit padding phase (see Fig. 4-57 and Fig. 4-58).

Continuous read and write modes enable multiple register operations to be scheduled faster than is possible with single register operations. In these modes, the CS47L63 automatically increments the register address at the end of each data word, for as long as $\overline{SS}$ is held low and SCK is toggled. Successive data words can be input/output every 32 clock cycles.

The SPI transaction ends when the $\overline{SS}$ pin is set high (Logic 1). The $\overline{SS}$ pin must be set high between successive read or write operations—see Table 3-19 for the minimum duration.

The SPI protocol is shown in Fig. 4-57 and Fig. 4-58.

Fig. 4-57 shows a single register write to a specified address.

Figure 4-57. Control Interface SPI Register Write

Fig. 4-58 shows a single register read from a specified address. Note that Fig. 4-58 assumes MISO is driven on the falling SCK edge, i.e., SPI1_DPHA = 0.

Figure 4-58. Control Interface SPI Register Read

4.13.2   Two-Wire (I2C) Control Interface

The I2C1 control-interface mode is supported using the I2C1_SCL and I2C1_SDA pins.

The I2C1_SDA output drive strength is configurable as described in Table 4-62.

Table 4-62. Control Interface Configuration

Register Address	Bit	Label	Default	Description
R4100 (0x1004) SPI1_CFG_1	9	SPI1_MOSI_ SDA_DRV_STR	1	I2C1_SDA output drive strength 0 = 4 mA 1 = 8 mA

In I2C Mode, the CS47L63 is a slave device on the control interface; SCL is a clock input, while SDA is a bidirectional data pin. To allow arbitration of multiple slaves (and/or multiple masters) on the same interface, the CS47L63 transmits Logic 1 by tristating the SDA pin, rather than pulling it high. An external pull-up resistor is required to pull the SDA line high so that the Logic 1 can be recognized by the master.

In order to allow many devices to share a single two-wire control bus, every device on the bus has a unique 8-bit device ID (this is not the same as the address of each register in the CS47L63).

The CS47L63 device ID is 0011_0100 (0x34). Note that the LSB of the device ID is the read/write bit; this bit is set to Logic 1 for read and Logic 0 for write.

The I2C1 control interface operates as a slave device only. The controller indicates the start of data transfer with a high-to-low transition on SDA while SCL remains high. This indicates that a device ID and subsequent address/data bytes follow. The CS47L63 responds to the start condition and shifts in the next 8 bits on SDA (8-bit device ID, including read/write bit, MSB first). If the device ID received matches the device ID of the CS47L63, the CS47L63 responds by pulling SDA low on the next clock pulse (ACK). If the device ID is not recognized or the R/$\overline{\text{W}}$ bit is set incorrectly, the CS47L63 returns to the idle condition and waits for a new start condition.

If the device ID matches the device ID of the CS47L63, the data transfer continues. The controller indicates the end of data transfer with a low-to-high transition on SDA while SCL remains high. After receiving a complete address and data sequence the CS47L63 returns to the idle state and waits for another start condition. If a start or stop condition is detected out of sequence at any point during data transfer (i.e., SDA changes while SCL is high), the device returns to the idle condition.

The I2C interface uses a 32-bit register address and 32-bit data words. Note that the full I2C message protocol also includes a device ID, a read/write bit, and other signaling bits (see Fig. 4-59 and Fig. 4-60).

The CS47L63 supports the following read and write operations:

- Single write
- Single read
- Multiple write
- Multiple read

Continuous (multiple) read and write modes allow register operations to be scheduled faster than is possible with single register operations. In these modes, the CS47L63 automatically increments the register address after each data word. Successive data words can be input/output every four data bytes.

The I2C protocol for a single, 32-bit register write operation is shown in Fig. 4-59.

Note: The SDA pin is used as input for the control register address and data. SDA is pulled low by the receiving device to provide the acknowledge (ACK) response

Figure 4-59. Control Interface I2C Register Write

The I2C protocol for a single, 32-bit register read operation is shown in Fig. 4-60.

Note: The SDA pin is driven by both the master and slave devices in turn to transfer device address, register address, data and ACK responses

Figure 4-60. Control Interface I2C Register Read

The control interface also supports other register operations; the interface protocol for these operations is shown in Fig. 4-61 through Fig. 4-64. The terminology used in the following figures is detailed in Table 4-63.

Table 4-63. Control Interface (I2C) Terminology

Terminology	Description
S	Start condition
Sr	Repeated start
A	Acknowledge (SDA low)
$\overline{A}$	Not acknowledge (SDA high)
P	Stop condition
R/$\overline{W}$	Read/not write 0 = Write; 1 = Read
[White field]	Data flow from bus master to CS47L63
[Gray field]	Data flow from CS47L63 to bus master

Fig. 4-61 shows a single register write to a specified address.

Figure 4-61. Single-Register Write to Specified Address

Fig. 4-62 shows a single register read from a specified address.

Figure 4-62. Single-Register Read from Specified Address

Fig. 4-63 shows a multiple register write to a specified address.

Figure 4-63. Multiple-Register Write to Specified Address

Fig. 4-64 shows a multiple register read from a specified address.

| S | Device ID | R/W̄ (0) | A | Address Byte [3] | A | Address Byte [2] | A | Address Byte [1] | A | Address Byte [0] | |

Data Bytes read at Register Address:

| | A | Sr | Device ID | R/W̄ (1) | A | Data Byte [3] | A | Data Byte [2] | A | Data Byte [1] | A | Data Byte [0] | |

Data Bytes read at Register Address + 1:

| | A | Data Byte [3] | A | Data Byte [2] | A | Data Byte [1] | A | Data Byte [0] | |

Data Bytes read at Register Address + N:

| | A | Data Byte [3] | A | Data Byte [2] | A | Data Byte [1] | A | Data Byte [0] | Ā | P |

Figure 4-64. Multiple-Register Read from Specified Address

4.14 Regulators and Voltage Reference

The CS47L63 incorporates an LDO-regulator circuit to generate supply rails for external microphone requirements. The output of the regulator powers a MICBIAS generator with three switchable outputs, providing low-noise reference voltages suitable for biasing ECM-type microphones or powering digital microphones.

The microphone bias/power outputs can also be derived directly from VDD_A, allowing external microphones to be supported (at restricted operating voltages) while the LDO is disabled.

The VDD_LDO domain powers the LDO-regulator circuit. Refer to Section 5.1 for recommended external components.

4.14.1   LDO Regulator and MICBIAS Generator

The LDO regulator (LDO2) provides the supply rail for the MICBIAS generator. LDO2 is enabled by setting LDO2_EN.

- If LDO2 is enabled, the output voltage is selected using the LDO2_VSEL field.

  Note that the LDO2 supply (VDD_LDO) must be at least 300 mV greater than the selected LDO2 output voltage. If the MICBIAS generator is in normal (regulator) mode, the LDO2 output voltage must be at least 200 mV greater than the selected MICBIAS1*x* output voltage.

- If LDO2 is disabled, the output (LDO_FILT pin) can be either floating or actively discharged. The behavior is configured using the LDO2_DISCH bit.

Note: When writing to LDO2_EN, the register must be written twice to ensure the new setting is latched in correctly.

The MICBIAS generator provides a low-noise reference voltage suitable for biasing ECM-type microphones or powering digital microphones. The MICBIAS regulator is enabled by setting MICB1_EN.

The MICBIAS generator can operate in Regulator Mode or in Bypass Mode, selected using MICB1_BYPASS.

- In Regulator Mode (MICB1_BYPASS = 0), the output voltage is selected using MICB1_LVL. In this mode, the LDO2 output voltage must be at least 200 mV greater than the required MICBIAS output voltage. The MICBIAS outputs are powered from the LDO2 regulator and use the internal band-gap circuit as a reference.

  In Regulator Mode, the MICBIAS regulators are designed to operate without external decoupling capacitors. The regulators can be configured to support a capacitive load if required, using the MICB1_EXT_CAP bit. (This may be appropriate for a DMIC supply.) It is important that the external capacitance is compatible with the applicable MICB1_EXT_CAP setting. The compatible load conditions are detailed in Table 3-11.

- In Bypass Mode (MICB1_BYPASS = 1), the MICBIAS1*x* outputs (if enabled), are connected directly to LDO2 output. Note that the MICB1_EXT_CAP setting is not applicable in Bypass Mode—there are no restrictions on the external MICBIAS capacitance in Bypass Mode.

The MICBIAS generator incorporates a pop-free control circuit to ensure smooth transitions when the MICBIAS output is enabled or disabled in Bypass Mode; this option is configured using MICB1_RATE.

Note: When writing to MICB1_EN or MICB1_BYPASS, the register must be written twice to ensure the new settings are latched in correctly.

If the MICBIAS generator is disabled, the output can be configured as either floating or actively discharged; this is selected using MICB1_DISCH. The discharge path is only effective if the MICBIAS generator is disabled.

The LDO-regulator and MICBIAS-generator circuits are shown in Fig. 4-65. The associated control bits are described in Table 4-64. Note that decoupling capacitors are required for these circuits—refer to Section 5.1.4 for recommended external components.

4.14.2   Microphone Bias (MICBIAS) Output Control

The CS47L63 supports three independently switchable MICBIAS outputs—MICBIAS1A, MICBIAS1B, and MICBIAS1C. The outputs are enabled using MICB1x_EN for the respective output.

The MICBIAS1*x* outputs can be sourced either from the LDO2 regulator and MICBIAS generator (see Section 4.14.1) or can be provided directly from the VDD_A power rail. The source is selected using MICB1x_SRC for the respective output.

Note: The MICBIAS1*x* output voltage is not configurable if sourced from VDD_A. This option is intended for low-power operation with the LDO and MICBIAS generator disabled. The VDD_LDO supply rail is not required in this case.

If a MICBIAS1x output is disabled, the output can be configured as either floating or actively discharged; the applicable behavior is selected using MICB1x_DISCH. The discharge path is only effective if the respective output is disabled.

The MICBIAS1x outputs are current limited to ensure glitch-free start-up and to provide protection against short-circuit conditions. The current-limit function provides input to the interrupt controller and can be used to trigger an interrupt event when a short-circuit condition is detected. See Section 4.11 for details of the CS47L63 interrupt controller.

Note: The short-circuit interrupt is triggered whenever one of the MICBIAS1*x* outputs transitions from the enabled to disabled state. To avoid unnecessary interrupts, it is recommended to mask the interrupt (MICB_SC_MASK1 = 1) before disabling any of the MICBIAS1*x* outputs. After configuring the MICBIAS1x outputs, the interrupt should be cleared (write 1 to MICB_SC_EINT1) and then unmasked (MICB_SC_MASK1 = 0).

To avoid unnecessary interrupts, the control sequence described above is required regardless of whether the MICBIASx outputs are disabled due to MICB1x_EN = 0, MICB1_EN = 0, or LDO2_EN = 0.

A status bit is associated with each MICBIAS1x output, indicating whether the short-circuit condition has been detected. If a short-circuit interrupt condition is triggered, these bits can be used to indicate which MICBIAS1x output is in error.

Note that the current-limit function uses the 32 kHz clock, which must be enabled whenever the MICBIAS outputs are used—see Section 4.10.4.

The MICBIAS control fields are described in Table 4-64.

4.14.3   External Powering of MICBIAS pins

The CS47L63 can support an external source applied to the MICBIAS pins (e.g., if the microphone is connected to two devices simultaneously). If one or more of the MICBIAS1x pins is powered externally, the following conditions must be observed:

•   The respective MICBIAS outputs must be disabled and floating (MICB1x_EN=0, MICB1x_DISCH=0)
•   The LDO2 regulator must be enabled and configured for 3.1 V output (LDO2_EN=1, LDO2_VSEL=0x7)
•   The MICBIAS generator must be enabled in bypass mode (MICB1_EN=1, MICB1_BYPASS=1)
•   The external source must not exceed the LDO2 output voltage. It is recommended to ensure the external source voltage is 3.0 V or less.

Note that the other MICBIAS1x pins (not powered externally) may still be used, although the output-voltage selection is restricted due to the conditions above. In this case, the MICBIAS1x voltage is either 3.1 V (if MICB1x_SRC=0) or VDD_A (if MICB1x_SRC=1).

If none of the MICBIAS pins are powered externally, and all the MICBIAS outputs are either disabled or sourced from VDD_A, the LDO and MICBIAS generator may be disabled. The VDD_LDO supply is not required in this case.

4.14.4 Voltage-Reference Circuit

The CS47L63 incorporates a voltage-reference circuit, powered by VDD_A. This ensures the accuracy of the LDO-regulator and MICBIAS-generator circuits.

4.14.5 Block Diagram and Control Registers

The regulator circuits are shown in Fig. 4-65. Note that decoupling capacitors are required for these circuits—refer to Section 5.1 for recommended external components.

Figure 4-65. Reference and Regulator Circuits

The LDO and MICBIAS control registers are described in Table 4-64.

Table 4-64. LDO and MICBIAS Control Registers

Register Address	Bit	Label	Default	Description
R9224 (0x2408) LDO2_CTRL1	7:5	LDO2_VSEL[2:0]	0x0	LDO2 output voltage select 0x0 = 2.4 V　　0x3 = 2.64 V　　0x6 = 2.96 V 0x1 = 2.47 V　　0x4 = 2.73 V　　0x7 = 3.10 V 0x2 = 2.55 V　　0x5 = 2.84 V　　All other codes are reserved **Note:** When writing to LDO2_EN, the register must be written twice to ensure the new setting is latched in correctly.
	2	LDO2_DISCH	1	LDO2 discharge 0 = LDO output floating when LDO2 disabled 1 = LDO output discharged when LDO2 disabled
	0	LDO2_EN	0	LDO2 Control 0 = Disabled, 1 = Enabled

Table 4-64. LDO and MICBIAS Control Registers *(Cont.)*

Register Address	Bit	Label	Default	Description
R9232 (0x2410) MICBIAS_CTRL1	15	MICB1_EXT_CAP	0	Microphone Bias 1 external capacitor. Configures the MICBIAS1 regulator according to the specified capacitance connected to the MICBIAS1x outputs. 0 = No external capacitor 1 = External capacitor connected
	8:5	MICB1_LVL[3:0]	0x7	Microphone Bias 1 voltage control (in Regulator Mode, i.e., MICB1_BYPASS = 0) 0x0 = 1.5 V 0x5 = 2.0 V 0xA = 2.5 V 0x1 = 1.6 V 0x6 = 2.1 V 0xB = 2.6 V 0x2 = 1.7 V 0x7 = 2.2 V 0xC = 2.7 V 0x3 = 1.8 V 0x8 = 2.3 V 0xD = 2.8 V 0x4 = 1.9 V 0x9 = 2.4 V 0xE–0xF = Reserved
	3	MICB1_RATE	0	Microphone Bias 1 rate (Bypass Mode) 0 = Fast start-up/shutdown 1 = Pop-free start-up/shutdown
	2	MICB1_DISCH	1	Microphone Bias 1 discharge 0 = MICBIAS1 floating when disabled 1 = MICBIAS1 discharged when disabled
	1	MICB1_BYPASS	1	Microphone Bias 1 Mode 0 = Regulator Mode, 1 = Bypass Mode **Note:** When writing to MICB1_BYPASS, the register must be written twice to ensure the new setting is latched in correctly.
	0	MICB1_EN	0	Microphone Bias 1 enable 0 = Disabled, 1 = Enabled **Note:** When writing to MICB1_EN, the register must be written twice to ensure the new setting is latched in correctly.
R9240 (0x2418) MICBIAS_CTRL5	10	MICB1C_SRC	0	Microphone Bias 1C source 0 = MICBIAS regulator, 1 = VDD_A
	9	MICB1C_DISCH	1	Microphone Bias 1C discharge 0 = MICBIAS1C floating when disabled 1 = MICBIAS1C discharged when disabled
	8	MICB1C_EN	0	Microphone Bias 1C enable 0 = Disabled, 1 = Enabled
	6	MICB1B_SRC	0	Microphone Bias 1B source 0 = MICBIAS regulator, 1 = VDD_A
	5	MICB1B_DISCH	1	Microphone Bias 1B discharge 0 = MICBIAS1B floating when disabled 1 = MICBIAS1B discharged when disabled
	4	MICB1B_EN	0	Microphone Bias 1B enable 0 = Disabled, 1 = Enabled
	2	MICB1A_SRC	0	Microphone Bias 1A source 0 = MICBIAS regulator, 1 = VDD_A
	1	MICB1A_DISCH	1	Microphone Bias 1A discharge 0 = MICBIAS1A floating when disabled 1 = MICBIAS1A discharged when disabled
	0	MICB1A_EN	0	Microphone Bias 1A enable 0 = Disabled, 1 = Enabled
R9256 (0x2428) MICBIAS_STATUS1	8	MICB1C_SC_STS	0	Microphone Bias 1C status 0 = Normal, 1 = Short-circuit detected
	4	MICB1B_SC_STS	0	Microphone Bias 1B status 0 = Normal, 1 = Short-circuit detected
	0	MICB1A_SC_STS	0	Microphone Bias 1A status 0 = Normal, 1 = Short-circuit detected

4.15 JTAG Interface

The JTAG interface provides test and debug access to the CS47L63 DSP. The interface comprises five connections that are multiplexed with other functions as described in Table 4-65.

Table 4-65. JTAG Interface Connections

Pin No	Pin Name	JTAG Function	JTAG Description
K2	ASP2_BCLK/GPIO7	TCK	Clock input
H2	SPI2_SCK/GPIO10	TDI	Data input
K6	ASP2_FSYNC/GPIO8	TDO	Data output
J3	ASP2_DIN/GPIO6	TMS	Mode select input
J5	ASP2_DOUT/GPIO5	TRST	Test access port reset input (active low)

The JTAG interface is selected by setting the DSP_JTAG_MODE bit. If the JTAG interface is selected, the ASP and GPIO functions on the respective pins are disabled.

Note that, under default register conditions, DSP_JTAG_MODE is locked to prevent accidental selection—the user key must be set before writing to DSP_JTAG_MODE. The user key is set by writing 0x55, followed by 0xAA, to the USER_ KEY_CTRL field.

It is recommended to clear the user key after writing to DSP_JTAG_MODE. (Note that clearing the user key does not change the value of DSP_JTAG_MODE.) The user key is cleared by writing 0xCC, followed by 0x33, to USER_KEY_ CTRL.

For normal operation (test and debug access disabled), the JTAG interface should be disabled or held in reset. If DSP_ JTAG_MODE = 0, the JTAG interface is disabled. If DSP_JTAG_MODE = 1, the JTAG interface is held in reset if the TRST pin is Logic 0. An internal pull-down resistor can be used to hold the TRST pin at Logic 0 (i.e., JTAG interface in reset) when not actively driven.

Integrated pull-up and pull-down resistors can be enabled on each of the JTAG pins. This is provided as part of the GPIO functionality, and provides a flexible capability for interfacing with other devices. The pull-up and pull-down resistors can be configured independently using the fields described in Table 4-56. Note that the respective pins must be configured as general-purpose inputs (GP*n*_FN = 0x001, GP*n*_DIR = 1) to support the pull-up/pull-down functions.

If the JTAG interface is enabled (TRST deasserted and TCK active) at the time of any reset, a software reset must be scheduled, with the TCK input stopped or TRST asserted (Logic 0), before using the JTAG interface.

It is recommended to always schedule a software reset before starting the JTAG clock or deasserting the JTAG reset. In this event, the JTAG interface should be held in its reset state until the software reset has completed, BOOT_DONE_ EINT1 is set, and DSP_JTAG_MODE is set. See Section 4.16.3 for further details of the CS47L63 software reset.

The JTAG interface control registers are described in Table 4-66.

Table 4-66. JTAG Interface Control

Register Address	Bit	Label	Default	Description
R52 (0x0034) USER_KEY_CTRL	7:0	USER_KEY_CTRL[7:0]	0x00	User Key Control Write 0x55, then 0xAA, to set the key. (Registers unlocked.) Write 0xCC, then 0x33, to clear the key. (Registers locked.)
R4156 (0x103C) MISC_TST_CTRL1	16	DSP_JTAG_MODE	0	DSP JTAG Mode Enable 0 = Disabled 1 = Enabled Under default conditions, this bit is locked and cannot be written. To change the value of this bit, the user key must be set before writing to DSP_JTAG_MODE.

4.16 Power-Up and Resets

The CS47L63 incorporates a power-on reset function to control the device start-up procedure. Hardware- and software-controlled reset functions are also supported. The resets each provide similar functionality, and are described in the following subsections.

4.16.1   Power-On Reset (POR)

The CS47L63 remains in the reset state until VDD_A, VDD_IO, and VDD_D are above their respective reset thresholds. Note that specified device performance is not assured outside the voltage ranges defined in Table 3-3.

The POR sequence is scheduled on initial power-up, when VDD_A, VDD_IO, and VDD_D are above their respective reset thresholds. After the initial power-up, the POR is also scheduled following an interrupt to the VDD_IO or VDD_A supplies.

If external bus interfaces (e.g., SPI, I2S/ASP) are in use when POR is scheduled, it is possible that CS47L63 data output pins could disrupt ongoing transactions. To avoid possible disruption to other devices, all interface activity with the CS47L63 should be ceased before scheduling POR.

4.16.2   Hardware Reset

The CS47L63 provides a hardware reset function, which is executed whenever the $\overline{\text{RESET}}$ input is asserted (Logic 0). The $\overline{\text{RESET}}$ input is active low and is referenced to the VDD_IO power domain. A hardware reset causes all of the CS47L63 control registers to be reset to their default states.

An internal pull-up resistor is enabled by default on the $\overline{\text{RESET}}$ pin; this can be configured using the RESET_PU bit. A pull-down resistor is also available, as described in Table 4-67. When the pull-up and pull-down resistors are both enabled, the CS47L63 provides a bus keeper function on the $\overline{\text{RESET}}$ pin. The bus keeper function holds the input logic level unchanged whenever the external circuit removes the drive (e.g., if the signal is tristated).

If external bus interfaces (e.g., SPI, I2S/ASP) are in use when hardware reset is scheduled, it is possible that CS47L63 data output pins could disrupt ongoing transactions. To avoid possible disruption to other devices, all interface activity with the CS47L63 should be ceased before scheduling a hardware reset.

Table 4-67. Reset Pull-Up/Pull-Down Configuration

Register Address	Bit	Label	Default	Description
R10008 (0x2718) AOD_PAD_CTRL	1	RESET_PU	1	$\overline{\text{RESET}}$ pull-up enable 0 = Disabled 1 = Enabled **Note:** If RESET_PD and RESET_PU are both set, a bus keeper function is enabled on the $\overline{\text{RESET}}$ pin.
	0	RESET_PD	0	$\overline{\text{RESET}}$ pull-down enable 0 = Disabled 1 = Enabled **Note:** If RESET_PD and RESET_PU are both set, a bus keeper function is enabled on the $\overline{\text{RESET}}$ pin.

4.16.3   Software Reset

A software reset is executed by writing 0x5A to the SFT_RESET field. A software reset causes the CS47L63 control registers to be reset to their default states.

Note: The DSP firmware-memory control registers (see Table 4-27) are unaffected by software reset. The DSP firmware memory contents are maintained through software reset, provided the respective memory bank is enabled.

Table 4-68. Software Reset

Register Address	Bit	Label	Default	Description
R32 (0x0020) SFT_RESET	31:24	SFT_RESET	0x00	Software reset control. Write 0x5A to reset the device.

4.16.4   Boot Sequence

The CS47L63 executes a boot sequence following power-on reset, hardware reset, or software reset. The boot sequence configures the CS47L63 with factory-set trim (calibration) data.

Completion of the boot sequence is indicated by the boot-done interrupt bit—BOOT_DONE_EINT1 is set on completion of the boot sequence, as described in Table 4-55. Control-register writes should not be attempted until BOOT_DONE_EINT1 is set.

The BOOT_DONE_EINT1 signal is an input to the interrupt control circuit, which can be used to indicate completion of the boot sequence—a falling edge on the IRQ pin indicates completion of the boot sequence. See Section 4.11 for details of the interrupt function.

4.16.5   Digital I/O Status in Reset

Table 1-1 describes the default status of the CS47L63 digital I/O pins on completion of power-on reset and before any register writes. The same conditions are also applicable on completion of a hardware reset or software reset.

4.16.6   DSP Firmware Memory Control in Reset

The firmware memory contents are maintained through software reset, provided the respective memory bank is enabled—see Section 4.4.3.1 to enable the DSP firmware memory. The DSP firmware memory contents are not retained under power-on-reset or hardware-reset conditions.

Note that the DSP firmware memory is not actively cleared under power-on-reset or hardware-reset conditions; some contents of the memory may persist through these events, but the integrity of the memory is not assured.

4.17 Device ID

The device ID and associated related data can be read from registers 0x0000 and 0x0004, as described in Table 4-69.

Table 4-69. Device ID

Register Address	Bit	Label	Default	Description
R0 (0x0000) DEVID	23:0	DEVID[23:0]	0x047A63	Device ID
R4 (0x0004) REVID	7:4	AREVID[3:0]	—	All-layer device revision. This field is incremented for every all-layer revision of the device.
	3:0	MTLREVID[3:0]	—	Metal-layer device revision. This field is incremented for every metal-layer revision of the device.

5 Applications

5.1 Recommended External Components

This section provides information on the recommended external components for use with the CS47L63.

5.1.1 Analog Input Paths

The CS47L63 supports up to four analog audio input connections. Each input is biased to the internal DC reference, VREF. (Note that this reference voltage is present on the VREF1_FILT pin.) A DC-blocking capacitor is required for each analog input pin used in the target application. The choice of capacitor is determined by the filter that is formed between that capacitor and the impedance of the input pin. The circuit is shown in Fig. 5-1.

$$Fc = \frac{1}{2\pi\,RC}$$

Fc = High-pass 3 dB cut-off frequency

Figure 5-1. Audio Input Path DC-Blocking Capacitor

A 1 µF capacitance is recommended for typical applications, providing a 3 dB cut-off frequency around 15 Hz, assuming 10.5 kΩ input impedance.

Ceramic capacitors are suitable, but take care to ensure the desired capacitance is maintained at the VDD_A operating voltage. Also, ceramic capacitors may show microphonic effects, where vibrations and mechanical conditions give rise to electrical signals. This is particularly problematic for microphone input paths where a large signal gain is required.

A single capacitor is required for a single-ended line or microphone input connection. For a differential input connection, a DC-blocking capacitor is required on both input pins.

The external connections for single-ended and differential microphones, incorporating the CS47L63 microphone bias circuit, are shown in Fig. 5-2.

5.1.2 PDM (DMIC) Input Paths

The CS47L63 supports as many as four PDM input channels, ideal for use with digital microphone (DMIC) input and other digital interfaces. Two channels of audio data can be multiplexed on each IN*n*_PDMDATA pin; each stereo interface is clocked using the respective IN*n*_PDMCLK pin.

The external connections for digital microphones, incorporating the CS47L63 microphone bias circuit, are shown in Fig. 5-4. Ceramic decoupling capacitors for the digital microphones may be required—refer to the specific recommendations for the application microphones.

If two microphones are connected to a single IN*n*_PDMDATA pin, the microphones must be configured to ensure that the left mic transmits a data bit when IN*n*_PDMCLK is high and the right mic transmits a data bit when IN*n*_PDMCLK is low. The CS47L63 samples the DMIC data at the end of each IN*n*_PDMCLK phase. Each microphone must tristate its data output while the other microphone is transmitting. Integrated pull-down resistors can be enabled on the IN*n*_PDMDATA pins if required.

The voltage reference for the IN1 and IN2 PDM interfaces is VDD_A. For typical applications, the power supply for each digital microphone should provide the same voltage as VDD_A.

5.1.3 Microphone Bias Circuit

The CS47L63 is designed to interface easily with analog or digital microphones.

Each microphone requires a bias current (electret condenser microphones) or voltage supply (silicon microphones); these can be provided by the MICBIAS regulator on the CS47L63. The MICBIAS generator supports switchable outputs that allow three separate reference/supply outputs to be independently controlled.

Analog microphones may be connected in single-ended or differential configurations, as shown in Fig. 5-2. The differential configuration provides better performance due to its rejection of common-mode noise; the single-ended method provides a reduction in external component count.

A bias resistor is required when using an ECM. The bias resistor should be chosen according to the minimum operating impedance of the microphone and MICBIAS voltage so that the maximum bias current of the CS47L63 is not exceeded.

A 2.2 kΩ bias resistor is recommended; this provides compatibility with a wide range of microphone components.

Figure 5-2. Single-Ended and Differential Analog Microphone Connections

Analog MEMS microphones can be connected to the CS47L63 as shown in Fig. 5-3. In this configuration, the MICBIAS generator provides a low-noise supply for the microphones; a bias resistor is not required.

Figure 5-3. Single-Ended and Differential Analog Microphone Connections

DMIC connection to the CS47L63 is shown in Fig. 5-4. Note that ceramic decoupling capacitors at the DMIC power supply pins may be required—refer to the specific recommendations for the application microphones.

Figure 5-4. DMIC Connection

The MICBIAS generator is powered from VDD_LDO and operates in Regulator Mode or Bypass Mode. The MICBIAS output voltage can be adjusted using register control in Regulator Mode. The MICBIAS outputs can also be sourced directly from VDD_A, with the regulator circuits disabled. See Section 4.14 for details of the MICBIAS control.

In Regulator Mode, the MICBIAS regulator is designed to operate without external decoupling capacitors. The regulator can be configured to support a capacitive load if required (e.g., for DMIC supply decoupling). The compatible load conditions are detailed in Table 3-11.

5.1.4   Power Supply/Reference Decoupling

Electrical coupling exists particularly in digital logic systems where switching in one subsystem causes fluctuations on the power supply. This effect occurs because the inductance of the power supply acts in opposition to the changes in current flow that are caused by the logic switching. The resultant variations (spikes) in the power-supply voltage can cause malfunctions and unintentional behavior in other components. A decoupling (bypass) capacitor can be used as an energy storage component that provides power to the decoupled circuit for the duration of these power-supply variations, protecting it from malfunctions that could otherwise arise.

Coupling also occurs in a lower frequency form when ripple is present on the power supply rail caused by changes in the load current or by limitations of the power-supply regulation method. In audio components such as the CS47L63, these variations can alter the performance of the signal path, leading to degradation in signal quality. A decoupling capacitor can be used to filter these effects by presenting the ripple voltage with a low-impedance path that does not affect the circuit to be decoupled.

These coupling effects are addressed by placing a capacitor between the supply rail and the corresponding ground reference. In the case of systems comprising multiple power supply rails, decoupling should be provided on each rail.

PCB layout is also a contributory factor for coupling effects. If multiple power supply rails are connected to a single supply source, it is recommended to provide separate PCB tracks connecting each rail to the supply. See Section 5.3 for PCB-layout recommendations.

The recommended decoupling capacitors for CS47L63 are detailed in Table 5-1.

Table 5-1. Power Supply Decoupling Capacitors

Power Supply	Ground	Decoupling Capacitor
VDD_A	GND_A	1.0 µF ceramic
VDD_D	GND_D	2 x 1.0 µF ceramic—one capacitor on each VDD_D pin
VDD_IO	GND_D	0.1 µF ceramic
VDD_LDO	GND_A	4.7 µF ceramic
LDO_FILT	GND_A	4.7 µF ceramic
VREF1_FILT	GND_A	2.2 µF ceramic
VREF2_FILT	GND_A	10 µF ceramic

All decoupling capacitors should be placed as close as possible to the CS47L63 device. The connection between GND_A, the VDD_A decoupling capacitor, and the main system ground should be made at a single point as close as possible to the GND_A (B10) ball of the CS47L63. See Section 5.3 for further PCB-layout recommendations.

Due to the wide tolerance of many types of ceramic capacitors, care must be taken to ensure that the selected components provide the required capacitance across the required temperature and voltage ranges in the intended application. For most application the use of ceramic capacitors with capacitor dielectric X7R is recommended.

5.2 Audio Serial Port Clocking Configurations

The audio serial ports (ASP1–ASP2) can be configured in master or slave modes. In all applications, it is important that the system clocking configuration is correctly designed. Incorrect clock configurations lead to audible clicks arising from dropped or repeated audio samples; this is caused by the inherent tolerances of multiple asynchronous system clocks.

To ensure reliable clocking of the audio serial port functions, the external interface clocks (e.g., BCLK, FSYNC) must be derived from the same clock source as SYSCLK (or ASYNCCLK, where applicable).

In ASP-Master Mode, the external BCLK and FSYNC signals are generated by the CS47L63 and synchronization of these signals with SYSCLK (or ASYNCCLK) is ensured. In this case, clocking of the ASP is typically derived from the MCLKn inputs, either directly or via one of the FLL circuits. Alternatively, another ASPn interface can be used to provide the reference clock to which the ASP master can be synchronized.

In ASP-Slave Mode, the external BCLK and FSYNC signals are generated by another device, as inputs to the CS47L63. In this case, the system clock (SYSCLK or ASYNCCLK) must be generated from a source that is synchronized to the external BCLK and FSYNC inputs.

In a typical ASP-Slave Mode application, the BCLK input is selected as the clock reference, using the FLL to perform frequency shifting. The MCLK1 or MCLK2 inputs can also be used, but only if the selected clock is synchronized externally to the BCLK and FSYNC inputs.

The valid ASP clocking configurations are listed in Table 5-2 for ASP-Master and ASP-Slave Modes.

The applicable system clock (SYSCLK or ASYNCCLK) depends on the ASPn_RATE setting for the relevant audio serial port—if ASPn_RATE < 0x8, SYSCLK is applicable; if ASPn_RATE $\geq$ 0x8, ASYNCCLK is applicable.

Table 5-2. ASP Clocking Configurations

ASP Mode	Clocking Configuration
Master Mode	SYSCLK_SRC (ASYNCCLK) selects MCLK1 or MCLK2 as SYSCLK (ASYNCCLK) source.
	SYSCLK_SRC (ASYNCCLK) selects FLLn as SYSCLK (ASYNCCLK) source; FLL1_REFCLK_SRC selects MCLK1 or MCLK2 as FLLn source.
	SYSCLK_SRC (ASYNCCLK) selects FLLn as SYSCLK (ASYNCCLK) source; FLL1_REFCLK_SRC selects a different interface (BCLK) as FLLn source.

Table 5-2. ASP Clocking Configurations *(Cont.)*

ASP Mode	Clocking Configuration
Slave Mode	SYSCLK_SRC (ASYNCCLK) selects FLL*n* as SYSCLK (ASYNCCLK) source; FLL1_REFCLK_SRC selects BCLK as FLL*n* source.
	SYSCLK_SRC (ASYNCCLK) selects MCLK1 or MCLK2 as SYSCLK (ASYNCCLK) source, provided MCLK is externally synchronized to the BCLK input.
	SYSCLK_SRC (ASYNCCLK) selects FLL*n* as SYSCLK (ASYNCCLK) source; FLL1_REFCLK_SRC selects MCLK1 or MCLK2 as FLL*n* source, provided MCLK is externally synchronized to the BCLK input.
	SYSCLK_SRC (ASYNCCLK) selects FLL*n* as SYSCLK (ASYNCCLK) source; FLL1_REFCLK_SRC selects a different interface (BCLK) as FLL*n* source, provided the other interface is externally synchronized to the BCLK input.

In each case, the SYSCLK (ASYNCCLK) frequency must be a valid ratio to the FSYNC frequency; the supported clocking rates are defined by the SYSCLK_FREQ (ASYNC_CLK_FREQ) and SAMPLE_RATE_*n* (ASYNC_SAMPLE_RATE_*n*) fields.

The valid ASP clocking configurations are shown in Fig. 5-5 to Fig. 5-11. Note that, where MCLK1 is shown as the clock source, it is equally possible to select MCLK2 as the clock source. Similarly, in cases where FLL1 is shown, it is equally possible to select FLL2.

Fig. 5-5 shows ASP Master Mode operation, using MCLK as the clock reference.

Figure 5-5. ASP Master Mode, Using MCLK as Reference

Fig. 5-6 shows ASP Master Mode operation, using MCLK as the clock reference. In this example, the FLL is used to generate the system clock, with MCLK as the reference.

Figure 5-6. ASP Master Mode, Using MCLK and FLL as Reference

Fig. 5-7 shows ASP Master Mode operation, using a separate interface as the clock reference. In this example, the FLL is used to generate the system clock, with BCLK (from the other ASP, operating in Slave Mode) as the reference.

Figure 5-7. ASP Master Mode, Using Another Interface as Reference

Fig. 5-8 shows ASP Slave Mode operation, using BCLK as the clock reference. In this example, the FLL is used to generate the system clock, with BCLK as the reference.

Figure 5-8. ASP Slave Mode, Using BCLK and FLL as Reference

Fig. 5-9 shows ASP Slave Mode operation, using MCLK as the clock reference. For correct operation, the MCLK input must be fully synchronized to the audio serial port.

Figure 5-9. ASP Slave Mode, Using MCLK as Reference

Fig. 5-10 shows ASP Slave Mode operation, using MCLK as the clock reference. For correct operation, the MCLK input must be fully synchronized to the audio serial port. In this example, the FLL is used to generate the system clock, with MCLK as the reference.

Figure 5-10. ASP Slave Mode, Using MCLK and FLL as Reference

Fig. 5-11 shows ASP Slave Mode operation, using a separate interface as the clock reference. In this example, the FLL is used to generate the system clock, with BCLK (from the other ASP, operating in Slave Mode) as the reference. For correct operation, the two interfaces must be fully synchronized to each other.

Figure 5-11. ASP Slave Mode, Using Another Interface as Reference

5.3 PCB Layout Considerations

PCB layout should be carefully considered, to ensure optimum performance of the CS47L63. Poor PCB layout degrades the performance and is a contributory factor in EMI, ground bounce, and resistive voltage losses. All external components should be placed close to the CS47L63, with current loop areas kept as small as possible. The following specific considerations should be noted:

- Decoupling capacitors should be placed as close as possible to the CS47L63. The connection between GND_A, the VDD_A decoupling capacitor, and the main system ground should be made at a single point as close as possible to the GND_A (B10) ball of the CS47L63.

- The VREF1_FILT capacitor should be placed as close as possible to the CS47L63. The ground connection to this capacitor should be as close as possible to the GND_A (B10) ball of the CS47L63.

- The VREF2_FILT capacitor should be placed as close as possible to the CS47L63. The ground connection to this capacitor should be as close as possible to the GND_A (C9) ball of the CS47L63. The connection between the GND_A (C9) ball and the main system ground should be made further away from the CS47L63, as compared with the capacitor connection.

- The layout recommendations for the VDD_A, VREF1_FILT, and VREF2_FILT capacitors are illustrated as shown:

- If multiple power supply rails are connected to a single supply source, it is recommended to provide separate PCB tracks connecting each rail to the supply. This configuration is also known as *star connection*.

- If power supply rails are routed between different layers of the PCB, it is recommended to use several track vias, in order to minimize resistive voltage losses.

- Differential input signal tracks should be routed as a pair, ensuring similar length/width dimensions on each track. Input signal paths should be kept away from high frequency digital signals.

- Differential output signal tracks should be routed as a pair, ensuring similar length/width dimensions on each track. The tracks should provide a low resistance path from the device output pin to the load (< 1% of the minimum load).

6 Register Map

The CS47L63 control registers are listed in Table 6-1. Note that only the register addresses described here should be accessed; writing to other addresses may result in undefined behavior. Register bits that are not documented should not be changed from the default values.

Table 6-1. Register Map Definition

Register	Name	31 / 15	30 / 14	29 / 13	28 / 12	27 / 11	26 / 10	25 / 9	24 / 8	23 / 7	22 / 6	21 / 5	20 / 4	19 / 3	18 / 2	17 / 1	16 / 0	Default
R0 (0x0)	DEVID	0	0	0	0	0	0	0	0	DEVID [23:16]								0x00047A63
		0								DEVID [15:0]								
R4 (0x4)	REVID	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x000000A0
		0	0	0	0	0	0	0	0	AREVID [3:0]				MTLREVID [3:0]				
R32 (0x20)	SFT_RESET	SFT_RESET [7:0]								0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R52 (0x34)	USER_KEY_CTRL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	USER_KEY_CTRL [7:0]								
R144 (0x90)	CTRL_IF_CONFIG2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SPI1_DPHA	
R3072 (0xC00)	GPIO_STATUS1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	GP12_STS	GP11_STS	GP10_STS	GP9_STS	GP8_STS	GP7_STS	GP6_STS	GP5_STS	GP4_STS	GP3_STS	GP2_STS	GP1_STS	
R3080 (0xC08)	GPIO1_CTRL1	GP1_DIR	GP1_PU	GP1_PD	0	0	0	0	GP1_DRV_STR	0	0	0	0	GP1_DBTIME [3:0]				0xE1000001
		GP1_LVL	GP1_OP_CFG	GP1_DB	GP1_POL	0	GP1_FN [10:0]											
R3084 (0xC0C)	GPIO2_CTRL1	GP2_DIR	GP2_PU	GP2_PD	0	0	0	0	GP2_DRV_STR	0	0	0	0	GP2_DBTIME [3:0]				0xE1000001
		GP2_LVL	GP2_OP_CFG	GP2_DB	GP2_POL	0	GP2_FN [10:0]											
R3088 (0xC10)	GPIO3_CTRL1	GP3_DIR	GP3_PU	GP3_PD	0	0	0	0	GP3_DRV_STR	0	0	0	0	GP3_DBTIME [3:0]				0xE1000001
		GP3_LVL	GP3_OP_CFG	GP3_DB	GP3_POL	0	GP3_FN [10:0]											
R3092 (0xC14)	GPIO4_CTRL1	GP4_DIR	GP4_PU	GP4_PD	0	0	0	0	GP4_DRV_STR	0	0	0	0	GP4_DBTIME [3:0]				0xE1000001
		GP4_LVL	GP4_OP_CFG	GP4_DB	GP4_POL	0	GP4_FN [10:0]											
R3096 (0xC18)	GPIO5_CTRL1	GP5_DIR	GP5_PU	GP5_PD	0	0	0	0	GP5_DRV_STR	0	0	0	0	GP5_DBTIME [3:0]				0xE1000001
		GP5_LVL	GP5_OP_CFG	GP5_DB	GP5_POL	0	GP5_FN [10:0]											
R3100 (0xC1C)	GPIO6_CTRL1	GP6_DIR	GP6_PU	GP6_PD	0	0	0	0	GP6_DRV_STR	0	0	0	0	GP6_DBTIME [3:0]				0xE1000001
		GP6_LVL	GP6_OP_CFG	GP6_DB	GP6_POL	0	GP6_FN [10:0]											
R3104 (0xC20)	GPIO7_CTRL1	GP7_DIR	GP7_PU	GP7_PD	0	0	0	0	GP7_DRV_STR	0	0	0	0	GP7_DBTIME [3:0]				0xE1000001
		GP7_LVL	GP7_OP_CFG	GP7_DB	GP7_POL	0	GP7_FN [10:0]											
R3108 (0xC24)	GPIO8_CTRL1	GP8_DIR	GP8_PU	GP8_PD	0	0	0	0	GP8_DRV_STR	0	0	0	0	GP8_DBTIME [3:0]				0xE1000001
		GP8_LVL	GP8_OP_CFG	GP8_DB	GP8_POL	0	GP8_FN [10:0]											
R3112 (0xC28)	GPIO9_CTRL1	GP9_DIR	GP9_PU	GP9_PD	0	0	0	0	GP9_DRV_STR	0	0	0	0	GP9_DBTIME [3:0]				0xE1000001
		GP9_LVL	GP9_OP_CFG	GP9_DB	GP9_POL	0	GP9_FN [10:0]											
R3116 (0xC2C)	GPIO10_CTRL1	GP10_DIR	GP10_PU	GP10_PD	0	0	0	0	GP10_DRV_STR	0	0	0	0	GP10_DBTIME [3:0]				0xE1000001
		GP10_LVL	GP10_OP_CFG	GP10_DB	GP10_POL	0	GP10_FN [10:0]											
R3120 (0xC30)	GPIO11_CTRL1	GP11_DIR	GP11_PU	GP11_PD	0	0	0	0	GP11_DRV_STR	0	0	0	0	GP11_DBTIME [3:0]				0xE1000001
		GP11_LVL	GP11_OP_CFG	GP11_DB	GP11_POL	0	GP11_FN [10:0]											
R3124 (0xC34)	GPIO12_CTRL1	GP12_DIR	GP12_PU	GP12_PD	0	0	0	0	GP12_DRV_STR	0	0	0	0	GP12_DBTIME [3:0]				0xE1000001
		GP12_LVL	GP12_OP_CFG	GP12_DB	GP12_POL	0	GP12_FN [10:0]											
R4100 (0x1004)	SPI1_CFG_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000300
		0	0	0	0	0	0	SPI1_MOSI_SDA_DRV_STR	SPI1_MISO_SCL_DRV_STR	SPI1_MISO_SCL_PD	0	0	0	0	0	0	0	
R4128 (0x1020)	OUTPUT_SYS_CLK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		OPCLK_EN	0	0	0	0	0	0	0	OPCLK_DIV [4:0]					OPCLK_SEL [2:0]			
R4132 (0x1024)	OUTPUT_ASYNC_CLK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		OPCLK_ASYNC_ENA	0	0	0	0	0	0	0	OPCLK_ASYNC_DIV [4:0]					OPCLK_ASYNC_SEL [2:0]			

Table 6-1. Register Map Definition

Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R4144 (0x1030)	CLKGEN_PAD_CTRL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	MCLK2_PD	MCLK1_PD	0	0	0	0	0	0	0	
R4148 (0x1034)	PDM_PAD_CTRL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	IN2 PDMDATA_PD	IN1 PDMDATA_PD	0	0	0	0	
R4156 (0x103C)	MISC_TST_CTRL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP_JTAG_MODE (K)	0x0000016D
		0	0	0	0	0	0	0	1	0	1	1	0	1	1	0	1	
R4172 (0x104C)	OUTPUT_DSP_CLK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		OPCLK_DSP_EN	0	0	0	0	0	0	0	OPCLK_DSP_DIV [4:0]					OPCLK_DSP_SEL [2:0]			
R5120 (0x1400)	CLOCK32K	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000002
		0	0	0	0	0	0	0	0	0	CLK_32K_EN	0	0	0	0	CLK_32K_SRC [1:0]		
R5124 (0x1404)	SYSTEM_CLOCK1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000404
		SYSCLK_FRAC	0	0	0	0	SYSCLK_FREQ [2:0]			0	SYSCLK_EN	0	SYSCLK_SRC [4:0]					
R5128 (0x1408)	SYSTEM_CLOCK2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	SYSCLK_FREQ_STS [2:0]			0	0	0	SYSCLK_SRC_STS [4:0]					
R5152 (0x1420)	SAMPLE_RATE1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000003
		0	0	0	0	0	0	0	0	0	0	0	SAMPLE_RATE_1 [4:0]					
R5156 (0x1424)	SAMPLE_RATE2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000003
		0	0	0	0	0	0	0	0	0	0	0	SAMPLE_RATE_2 [4:0]					
R5160 (0x1428)	SAMPLE_RATE3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000003
		0	0	0	0	0	0	0	0	0	0	0	SAMPLE_RATE_3 [4:0]					
R5164 (0x142C)	SAMPLE_RATE4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000003
		0	0	0	0	0	0	0	0	0	0	0	SAMPLE_RATE_4 [4:0]					
R5184 (0x1440)	SAMPLE_RATE_STATUS1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	SAMPLE_RATE_1_STS [4:0]					
R5188 (0x1444)	SAMPLE_RATE_STATUS2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	SAMPLE_RATE_2_STS [4:0]					
R5192 (0x1448)	SAMPLE_RATE_STATUS3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	SAMPLE_RATE_3_STS [4:0]					
R5196 (0x144C)	SAMPLE_RATE_STATUS4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	SAMPLE_RATE_4_STS [4:0]					
R5216 (0x1460)	ASYNC_CLOCK1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000305
		0	0	0	0	0	ASYNC_CLK_FREQ [2:0]			0	ASYNC_CLK_EN	0	ASYNC_CLK_SRC [4:0]					
R5220 (0x1464)	ASYNC_CLOCK2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	ASYNC_CLK_FREQ_STS [2:0]			0	0	0	ASYNC_CLK_SRC_STS [4:0]					
R5248 (0x1480)	ASYNC_SAMPLE_RATE1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000003
		0	0	0	0	0	0	0	0	0	0	0	ASYNC_SAMPLE_RATE_1 [4:0]					
R5252 (0x1484)	ASYNC_SAMPLE_RATE2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000003
		0	0	0	0	0	0	0	0	0	0	0	ASYNC_SAMPLE_RATE_2 [4:0]					
R5280 (0x14A0)	ASYNC_SAMPLE_RATE_STATUS1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	ASYNC_SAMPLE_RATE_1_STS [4:0]					
R5284 (0x14A4)	ASYNC_SAMPLE_RATE_STATUS2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	ASYNC_SAMPLE_RATE_2_STS [4:0]					
R5392 (0x1510)	DSP_CLOCK1	DSP_CLK_FREQ [15:0]																0x00000005
		0	0	0	0	0	0	0	0	0	DSP_CLK_EN	0	DSP_CLK_SRC [4:0]					
R5404 (0x151C)	DSP_CLOCK3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		DSP_CLK_FREQ_STS [15:0]																
R5408 (0x1520)	DSP_CLOCK4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	DSP_CLK_SRC_STS [4:0]					
R7168 (0x1C00)	FLL1_CONTROL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000002
		0	0	0	0	0	0	0	0	0	0	0	0	0	FLL1_CTRL_UPD	FLL1_HOLD	FLL1_EN	
R7172 (0x1C04)	FLL1_CONTROL2	FLL1_LOCKDET_THR [3:0]				FLL1_LOCKDET	0	0	0	0	FLL1_PHASEDET	FLL1_REFDET	0	0	0	FLL1_REFCLK_DIV [1:0]		0x88203004
		FLL1_REFCLK_SRC [3:0]				0	0	FLL1_N [9:0]										
R7176 (0x1C08)	FLL1_CONTROL3	FLL1_LAMBDA [15:0]																0x00000000
		FLL1_THETA [15:0]																
R7180 (0x1C0C)	FLL1_CONTROL4	FLL1_PD_GAIN_FINE [3:0]				FLL1_PD_GAIN_COARSE [3:0]				FLL1_FD_GAIN_FINE [3:0]				FLL1_FD_GAIN_COARSE [3:0]				0x21F05001
		0	FLL1_INTEG_DLY_MODE	FLL1_HP [1:0]		0	0	FLL1_FB_DIV [9:0]										
R7328 (0x1CA0)	FLL1_GPIO_CLOCK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000C04
		0	0	0	0	FLL1_GPCLK_SRC [1:0]		0	0	FLL1_GPCLK_DIV [6:0]							FLL1_GPCLK_EN	

Table 6-1. Register Map Definition

Register	Name	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	Default
R7424 (0x1D00)	FLL2_CONTROL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	FLL2_CTRL_UPD	FLL2_HOLD	FLL2_EN	
R7428 (0x1D04)	FLL2_CONTROL2	FLL2_LOCKDET_THR [3:0]				FLL2_LOCKDET	0	0	0	0	FLL2_PHASEDET	FLL2_REFDET	0	0	0	FLL2_REFCLK_DIV [1:0]		0x88203004
		FLL2_REFCLK_SRC [3:0]				0	0	FLL2_N [9:0]										
R7432 (0x1D08)	FLL2_CONTROL3	FLL2_LAMBDA [15:0]																0x00000000
		FLL2_THETA [15:0]																
R7436 (0x1D0C)	FLL2_CONTROL4	FLL2_PD_GAIN_FINE [3:0]				FLL2_PD_GAIN_COARSE [3:0]				FLL2_FD_GAIN_FINE [3:0]				FLL2_FD_GAIN_COARSE [3:0]				0x21F05001
		0	FLL2_INTEG_DLY_MODE	FLL2_HP [1:0]		0	0	FLL2_FB_DIV [9:0]										
R7584 (0x1DA0)	FLL2_GPIO_CLOCK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000C04
		0	0	0	0	FLL2_GPCLK_SRC [1:0]		0	0	FLL2_GPCLK_DIV [6:0]							FLL2_GPCLK_EN	
R9224 (0x2408)	LDO2_CTRL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000004
		0	0	0	0	0	0	0	0	LDO2_VSEL [2:0]			0	0	LDO2_DISCH	0	LDO2_EN	
R9232 (0x2410)	MICBIAS_CTRL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x000000E6
		MICB1_EXT_CAP	0	0	0	0	0	0	MICB1_LVL [3:0]				0	MICB1_RATE	MICB1_DISCH	MICB1_BYPASS	MICB1_EN	
R9240 (0x2418)	MICBIAS_CTRL5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000222
		0	0	0	0	0	MICB1C_SRC	MICB1C_DISCH	MICB1C_EN	0	MICB1B_SRC	MICB1B_DISCH	MICB1B_EN	0	MICB1A_SRC	MICB1A_DISCH	MICB1A_EN	
R9256 (0x2428)	MICBIAS_STATUS1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	MICB1C_SC_STS	0	0	0	MICB1B_SC_STS	0	0	0	MICB1A_SC_STS	
R9388 (0x24AC)	HP_OCD_CTRL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0x00010000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	HP1L_OCD_EN	
R9760 (0x2620)	RCO_CTRL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	RCO_EN	
R10000 (0x2710)	IRQ1_CTRL_AOD	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00004600
		0	1	0	0	IRQ1_MASK	IRQ_POL	IRQ_OP_CFG	0	0	0	0	0	0	0	0	0	
R10008 (0x2718)	AOD_PAD_CTRL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00004002
		0	1	0	0	0	0	0	0	0	0	0	0	0	0	RESET_PU	RESET_PD	
R16384 (0x4000)	INPUT_CONTROL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	IN2L_EN	IN2R_EN	IN1L_EN	IN1R_EN	
R16388 (0x4004)	INPUT_STATUS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	IN2L_STS	IN2R_STS	IN1L_STS	IN1R_STS	
R16392 (0x4008)	INPUT_RATE_CONTROL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000400
		IN_RATE [4:0]					IN_RATE_MODE	0	0	0	0	0	0	0	0	0	0	
R16404 (0x4014)	INPUT_CONTROL3	0	0	IN_VU	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R16416 (0x4020)	INPUT1_CONTROL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	IN1_OSR [2:0]		0x00050020
		0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	IN1_MODE	
R16420 (0x4024)	IN1L_CONTROL1	0	0	IN1L_SRC [1:0]		0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		IN1L_RATE [4:0]					0	0	0	0	0	0	0	0	IN1L_HPF	IN1L_SIG_DET_EN	IN1L_LP_MODE	
R16424 (0x4028)	IN1L_CONTROL2	0	0	0	IN1L_MUTE	0	0	0	0	IN1L_VOL [7:0]								0x10800080
		0	0	0	0	0	0	0	0	IN1L_PGA_VOL [6:0]							0	
R16452 (0x4044)	IN1R_CONTROL1	0	0	IN1R_SRC [1:0]		0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		IN1R_RATE [4:0]					0	0	0	0	0	0	0	0	IN1R_HPF	IN1R_SIG_DET_EN	IN1R_LP_MODE	
R16456 (0x4048)	IN1R_CONTROL2	0	0	0	IN1R_MUTE	0	0	0	0	IN1R_VOL [7:0]								0x10800080
		0	0	0	0	0	0	0	0	IN1R_PGA_VOL [6:0]							0	
R16480 (0x4060)	INPUT2_CONTROL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	IN2_OSR [2:0]		0x00050020
		0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	IN2_MODE	
R16484 (0x4064)	IN2L_CONTROL1	0	0	IN2L_SRC [1:0]		0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		IN2L_RATE [4:0]					0	0	0	0	0	0	0	0	IN2L_HPF	IN2L_SIG_DET_EN	IN2L_LP_MODE	
R16488 (0x4068)	IN2L_CONTROL2	0	0	0	IN2L_MUTE	0	0	0	0	IN2L_VOL [7:0]								0x10800080
		0	0	0	0	0	0	0	0	IN2L_PGA_VOL [6:0]							0	
R16516 (0x4084)	IN2R_CONTROL1	0	0	IN2R_SRC [1:0]		0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		IN2R_RATE [4:0]					0	0	0	0	0	0	0	0	IN2R_HPF	IN2R_SIG_DET_EN	IN2R_LP_MODE	

Table 6-1. Register Map Definition

Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R16520 (0x4088)	IN2R_CONTROL2	0	0	0	IN2R_MUTE	0	0	0	0	colspan IN2R_VOL [7:0]								0x10800080
		0	0	0	0	0	0	0	0	IN2R_PGA_VOL [6:0]							0	
R16960 (0x4240)	IN_SIG_DET_ CONTROL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000001
		0	0	0	0	0	0	0	IN_SIG_DET_THR [4:0]					IN_SIG_DET_HOLD [3:0]				
R16964 (0x4244)	INPUT_HPF_CONTROL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000002
		0	0	0	0	0	0	0	0	0	0	0	0	0	IN_HPF_CUT [2:0]			
R16968 (0x4248)	INPUT_VOL_CONTROL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000022
		0	0	0	0	0	0	0	0	IN_VD_RAMP [2:0]			0	IN_VI_RAMP [2:0]				
R17024 (0x4280)	ANC_SRC	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	IN_ANC_L_SRC [2:0]			
R18436 (0x4804)	OUTPUT_ENABLE_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	OUT1L_ EN	0	
R18440 (0x4808)	OUTPUT_STATUS_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	OUT1L_ EN_STS	0	
R18444 (0x480C)	OUTPUT_CONTROL_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		OUT_RATE [4:0]					0	0	0	0	0	0	0	0	OUT_CLK_SRC [2:0]			
R18448 (0x4810)	OUTPUT_VOLUME_ RAMP	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000022
		0	0	0	0	0	0	0	0	0	OUT_VD_RAMP [2:0]		0	OUT_VI_RAMP [2:0]				
R18456 (0x4818)	OUT1L_VOLUME_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000180
		0	0	0	0	0	0	OUT_VU	OUT1L_ MUTE	OUT1L_VOL [7:0]								
R18464 (0x4820)	OUT1L_CONTROL_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	OUT1L_ANC_SRC [1:0]		0x00000001
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	
R19824 (0x4D70)	DAC_IF_TEST_1	0	1	1	1	0	0	0	0	0	0	0	0	0	0	1	0	0x700249B8
		HP1L_CFG[2:0]			0	1	0	0	1	1	0	1	1	1	0	0	0	
R24576 (0x6000)	ASP1_ENABLES1	0	0	0	0	0	0	0	0	ASP1_ RX8_EN	ASP1_ RX7_EN	ASP1_ RX6_EN	ASP1_ RX5_EN	ASP1_ RX4_EN	ASP1_ RX3_EN	ASP1_ RX2_EN	ASP1_ RX1_EN	0x00000000
		0	0	0	0	0	0	0	0	ASP1_ TX8_EN	ASP1_ TX7_EN	ASP1_ TX6_EN	ASP1_ TX5_EN	ASP1_ TX4_EN	ASP1_ TX3_EN	ASP1_ TX2_EN	ASP1_ TX1_EN	
R24580 (0x6004)	ASP1_CONTROL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000028
		0	0	0	ASP1_RATE [4:0]					0	0	ASP1_BCLK_FREQ [5:0]						
R24584 (0x6008)	ASP1_CONTROL2	ASP1_RX_WIDTH [7:0]								ASP1_TX_WIDTH [7:0]								0x18180200
		0	0	0	0	0	ASP1_FMT [2:0]			0	ASP1_ BCLK_INV	ASP1_ BCLK_ FRC	ASP1_ BCLK_ MSTR	0	ASP1_ FSYNC_ INV	ASP1_ FSYNC_ FRC	ASP1_ FSYNC_ MSTR	
R24588 (0x600C)	ASP1_CONTROL3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000002
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	ASP1_DOUT_HIZ_ CTRL [1:0]		
R24592 (0x6010)	ASP1_FRAME_ CONTROL1	0	0	ASP1_TX4_SLOT [5:0]						0	0	ASP1_TX3_SLOT [5:0]						0x03020100
		0	0	ASP1_TX2_SLOT [5:0]						0	0	ASP1_TX1_SLOT [5:0]						
R24596 (0x6014)	ASP1_FRAME_ CONTROL2	0	0	ASP1_TX8_SLOT [5:0]						0	0	ASP1_TX7_SLOT [5:0]						0x07060504
		0	0	ASP1_TX6_SLOT [5:0]						0	0	ASP1_TX5_SLOT [5:0]						
R24608 (0x6020)	ASP1_FRAME_ CONTROL5	0	0	ASP1_RX4_SLOT [5:0]						0	0	ASP1_RX3_SLOT [5:0]						0x03020100
		0	0	ASP1_RX2_SLOT [5:0]						0	0	ASP1_RX1_SLOT [5:0]						
R24612 (0x6024)	ASP1_FRAME_ CONTROL6	0	0	ASP1_RX8_SLOT [5:0]						0	0	ASP1_RX7_SLOT [5:0]						0x07060504
		0	0	ASP1_RX6_SLOT [5:0]						0	0	ASP1_RX5_SLOT [5:0]						
R24624 (0x6030)	ASP1_DATA_ CONTROL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000020
		0	0	0	0	0	0	0	0	0	0	ASP1_TX_WL [5:0]						
R24640 (0x6040)	ASP1_DATA_ CONTROL5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000020
		0	0	0	0	0	0	0	0	0	0	ASP1_RX_WL [5:0]						
R24704 (0x6080)	ASP2_ENABLES1	0	0	0	0	0	0	0	0	0	0	0	0	ASP2_ RX4_EN	ASP2_ RX3_EN	ASP2_ RX2_EN	ASP2_ RX1_EN	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	ASP2_ TX4_EN	ASP2_ TX3_EN	ASP2_ TX2_EN	ASP2_ TX1_EN	
R24708 (0x6084)	ASP2_CONTROL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000028
		0	0	0	ASP2_RATE [4:0]					0	0	ASP2_BCLK_FREQ [5:0]						
R24712 (0x6088)	ASP2_CONTROL2	ASP2_RX_WIDTH [7:0]								ASP2_TX_WIDTH [7:0]								0x18180200
		0	0	0	0	0	ASP2_FMT [2:0]			0	ASP2_ BCLK_INV	ASP2_ BCLK_ FRC	ASP2_ BCLK_ MSTR	0	ASP2_ FSYNC_ INV	ASP2_ FSYNC_ FRC	ASP2_ FSYNC_ MSTR	
R24716 (0x608C)	ASP2_CONTROL3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000002
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	ASP2_DOUT_HIZ_ CTRL [1:0]		
R24720 (0x6090)	ASP2_FRAME_ CONTROL1	0	0	ASP2_TX4_SLOT [5:0]						0	0	ASP2_TX3_SLOT [5:0]						0x03020100
		0	0	ASP2_TX2_SLOT [5:0]						0	0	ASP2_TX1_SLOT [5:0]						
R24736 (0x60A0)	ASP2_FRAME_ CONTROL5	0	0	ASP2_RX4_SLOT [5:0]						0	0	ASP2_RX3_SLOT [5:0]						0x03020100
		0	0	ASP2_RX2_SLOT [5:0]						0	0	ASP2_RX1_SLOT [5:0]						
R24752 (0x60B0)	ASP2_DATA_ CONTROL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000020
		0	0	0	0	0	0	0	0	0	0	ASP2_TX_WL [5:0]						
R24768 (0x60C0)	ASP2_DATA_ CONTROL5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000020
		0	0	0	0	0	0	0	0	0	0	ASP2_RX_WL [5:0]						

Table 6-1. Register Map Definition

Register	Name	31 / 15	30 / 14	29 / 13	28 / 12	27 / 11	26 / 10	25 / 9	24 / 8	23 / 7	22 / 6	21 / 5	20 / 4	19 / 3	18 / 2	17 / 1	16 / 0	Default
R32896 (0x8080)	PWM1_INPUT1	0	0	0	0	0	0	0	0	PWM1MIX_VOL1 [6:0]							0	0x00800000
		PWM1_SRC1_STS	0	0	0	0	0	0	PWM1_SRC1 [8:0]									
R32900 (0x8084)	PWM1_INPUT2	0	0	0	0	0	0	0	0	PWM1MIX_VOL2 [6:0]							0	0x00800000
		PWM1_SRC2_STS	0	0	0	0	0	0	PWM1_SRC2 [8:0]									
R32904 (0x8088)	PWM1_INPUT3	0	0	0	0	0	0	0	0	PWM1MIX_VOL3 [6:0]							0	0x00800000
		PWM1_SRC3_STS	0	0	0	0	0	0	PWM1_SRC3 [8:0]									
R32908 (0x808C)	PWM1_INPUT4	0	0	0	0	0	0	0	0	PWM1MIX_VOL4 [6:0]							0	0x00800000
		PWM1_SRC4_STS	0	0	0	0	0	0	PWM1_SRC4 [8:0]									
R32912 (0x8090)	PWM2_INPUT1	0	0	0	0	0	0	0	0	PWM2MIX_VOL1 [6:0]							0	0x00800000
		PWM2_SRC1_STS	0	0	0	0	0	0	PWM2_SRC1 [8:0]									
R32916 (0x8094)	PWM2_INPUT2	0	0	0	0	0	0	0	0	PWM2MIX_VOL2 [6:0]							0	0x00800000
		PWM2_SRC2_STS	0	0	0	0	0	0	PWM2_SRC2 [8:0]									
R32920 (0x8098)	PWM2_INPUT3	0	0	0	0	0	0	0	0	PWM2MIX_VOL3 [6:0]							0	0x00800000
		PWM2_SRC3_STS	0	0	0	0	0	0	PWM2_SRC3 [8:0]									
R32924 (0x809C)	PWM2_INPUT4	0	0	0	0	0	0	0	0	PWM2MIX_VOL4 [6:0]							0	0x00800000
		PWM2_SRC4_STS	0	0	0	0	0	0	PWM2_SRC4 [8:0]									
R33024 (0x8100)	OUT1L_INPUT1	0	0	0	0	0	0	0	0	OUT1LMIX_VOL1 [6:0]							0	0x00800000
		OUT1L_SRC1_STS	0	0	0	0	0	0	OUT1L_SRC1 [8:0]									
R33028 (0x8104)	OUT1L_INPUT2	0	0	0	0	0	0	0	0	OUT1LMIX_VOL2 [6:0]							0	0x00800000
		OUT1L_SRC2_STS	0	0	0	0	0	0	OUT1L_SRC2 [8:0]									
R33032 (0x8108)	OUT1L_INPUT3	0	0	0	0	0	0	0	0	OUT1LMIX_VOL3 [6:0]							0	0x00800000
		OUT1L_SRC3_STS	0	0	0	0	0	0	OUT1L_SRC3 [8:0]									
R33036 (0x810C)	OUT1L_INPUT4	0	0	0	0	0	0	0	0	OUT1LMIX_VOL4 [6:0]							0	0x00800000
		OUT1L_SRC4_STS	0	0	0	0	0	0	OUT1L_SRC4 [8:0]									
R33280 (0x8200)	ASP1TX1_INPUT1	0	0	0	0	0	0	0	0	ASP1TX1MIX_VOL1 [6:0]							0	0x00800000
		ASP1TX1_SRC1_STS	0	0	0	0	0	0	ASP1TX1_SRC1 [8:0]									
R33284 (0x8204)	ASP1TX1_INPUT2	0	0	0	0	0	0	0	0	ASP1TX1MIX_VOL2 [6:0]							0	0x00800000
		ASP1TX1_SRC2_STS	0	0	0	0	0	0	ASP1TX1_SRC2 [8:0]									
R33288 (0x8208)	ASP1TX1_INPUT3	0	0	0	0	0	0	0	0	ASP1TX1MIX_VOL3 [6:0]							0	0x00800000
		ASP1TX1_SRC3_STS	0	0	0	0	0	0	ASP1TX1_SRC3 [8:0]									
R33292 (0x820C)	ASP1TX1_INPUT4	0	0	0	0	0	0	0	0	ASP1TX1MIX_VOL4 [6:0]							0	0x00800000
		ASP1TX1_SRC4_STS	0	0	0	0	0	0	ASP1TX1_SRC4 [8:0]									
R33296 (0x8210)	ASP1TX2_INPUT1	0	0	0	0	0	0	0	0	ASP1TX2MIX_VOL1 [6:0]							0	0x00800000
		ASP1TX2_SRC1_STS	0	0	0	0	0	0	ASP1TX2_SRC1 [8:0]									
R33300 (0x8214)	ASP1TX2_INPUT2	0	0	0	0	0	0	0	0	ASP1TX2MIX_VOL2 [6:0]							0	0x00800000
		ASP1TX2_SRC2_STS	0	0	0	0	0	0	ASP1TX2_SRC2 [8:0]									
R33304 (0x8218)	ASP1TX2_INPUT3	0	0	0	0	0	0	0	0	ASP1TX2MIX_VOL3 [6:0]							0	0x00800000
		ASP1TX2_SRC3_STS	0	0	0	0	0	0	ASP1TX2_SRC3 [8:0]									
R33308 (0x821C)	ASP1TX2_INPUT4	0	0	0	0	0	0	0	0	ASP1TX2MIX_VOL4 [6:0]							0	0x00800000
		ASP1TX2_SRC4_STS	0	0	0	0	0	0	ASP1TX2_SRC4 [8:0]									
R33312 (0x8220)	ASP1TX3_INPUT1	0	0	0	0	0	0	0	0	ASP1TX3MIX_VOL1 [6:0]							0	0x00800000
		ASP1TX3_SRC1_STS	0	0	0	0	0	0	ASP1TX3_SRC1 [8:0]									

Table 6-1. Register Map Definition

Register	Name	31 / 15	30 / 14	29 / 13	28 / 12	27 / 11	26 / 10	25 / 9	24 / 8	23 / 7	22 / 6	21 / 5	20 / 4	19 / 3	18 / 2	17 / 1	16 / 0	Default
R33316 (0x8224)	ASP1TX3_INPUT2	0	0	0	0	0	0	0	0				ASP1TX3MIX_VOL2 [6:0]				0	0x00800000
		ASP1TX3_SRC2_STS	0	0	0	0	0	0				ASP1TX3_SRC2 [8:0]						
R33320 (0x8228)	ASP1TX3_INPUT3	0	0	0	0	0	0	0	0				ASP1TX3MIX_VOL3 [6:0]				0	0x00800000
		ASP1TX3_SRC3_STS	0	0	0	0	0	0				ASP1TX3_SRC3 [8:0]						
R33324 (0x822C)	ASP1TX3_INPUT4	0	0	0	0	0	0	0	0				ASP1TX3MIX_VOL4 [6:0]				0	0x00800000
		ASP1TX3_SRC4_STS	0	0	0	0	0	0				ASP1TX3_SRC4 [8:0]						
R33328 (0x8230)	ASP1TX4_INPUT1	0	0	0	0	0	0	0	0				ASP1TX4MIX_VOL1 [6:0]				0	0x00800000
		ASP1TX4_SRC1_STS	0	0	0	0	0	0				ASP1TX4_SRC1 [8:0]						
R33332 (0x8234)	ASP1TX4_INPUT2	0	0	0	0	0	0	0	0				ASP1TX4MIX_VOL2 [6:0]				0	0x00800000
		ASP1TX4_SRC2_STS	0	0	0	0	0	0				ASP1TX4_SRC2 [8:0]						
R33336 (0x8238)	ASP1TX4_INPUT3	0	0	0	0	0	0	0	0				ASP1TX4MIX_VOL3 [6:0]				0	0x00800000
		ASP1TX4_SRC3_STS	0	0	0	0	0	0				ASP1TX4_SRC3 [8:0]						
R33340 (0x823C)	ASP1TX4_INPUT4	0	0	0	0	0	0	0	0				ASP1TX4MIX_VOL4 [6:0]				0	0x00800000
		ASP1TX4_SRC4_STS	0	0	0	0	0	0				ASP1TX4_SRC4 [8:0]						
R33344 (0x8240)	ASP1TX5_INPUT1	0	0	0	0	0	0	0	0				ASP1TX5MIX_VOL1 [6:0]				0	0x00800000
		ASP1TX5_SRC1_STS	0	0	0	0	0	0				ASP1TX5_SRC1 [8:0]						
R33348 (0x8244)	ASP1TX5_INPUT2	0	0	0	0	0	0	0	0				ASP1TX5MIX_VOL2 [6:0]				0	0x00800000
		ASP1TX5_SRC2_STS	0	0	0	0	0	0				ASP1TX5_SRC2 [8:0]						
R33352 (0x8248)	ASP1TX5_INPUT3	0	0	0	0	0	0	0	0				ASP1TX5MIX_VOL3 [6:0]				0	0x00800000
		ASP1TX5_SRC3_STS	0	0	0	0	0	0				ASP1TX5_SRC3 [8:0]						
R33356 (0x824C)	ASP1TX5_INPUT4	0	0	0	0	0	0	0	0				ASP1TX5MIX_VOL4 [6:0]				0	0x00800000
		ASP1TX5_SRC4_STS	0	0	0	0	0	0				ASP1TX5_SRC4 [8:0]						
R33360 (0x8250)	ASP1TX6_INPUT1	0	0	0	0	0	0	0	0				ASP1TX6MIX_VOL1 [6:0]				0	0x00800000
		ASP1TX6_SRC1_STS	0	0	0	0	0	0				ASP1TX6_SRC1 [8:0]						
R33364 (0x8254)	ASP1TX6_INPUT2	0	0	0	0	0	0	0	0				ASP1TX6MIX_VOL2 [6:0]				0	0x00800000
		ASP1TX6_SRC2_STS	0	0	0	0	0	0				ASP1TX6_SRC2 [8:0]						
R33368 (0x8258)	ASP1TX6_INPUT3	0	0	0	0	0	0	0	0				ASP1TX6MIX_VOL3 [6:0]				0	0x00800000
		ASP1TX6_SRC3_STS	0	0	0	0	0	0				ASP1TX6_SRC3 [8:0]						
R33372 (0x825C)	ASP1TX6_INPUT4	0	0	0	0	0	0	0	0				ASP1TX6MIX_VOL4 [6:0]				0	0x00800000
		ASP1TX6_SRC4_STS	0	0	0	0	0	0				ASP1TX6_SRC4 [8:0]						
R33376 (0x8260)	ASP1TX7_INPUT1	0	0	0	0	0	0	0	0				ASP1TX7MIX_VOL1 [6:0]				0	0x00800000
		ASP1TX7_SRC1_STS	0	0	0	0	0	0				ASP1TX7_SRC1 [8:0]						
R33380 (0x8264)	ASP1TX7_INPUT2	0	0	0	0	0	0	0	0				ASP1TX7MIX_VOL2 [6:0]				0	0x00800000
		ASP1TX7_SRC2_STS	0	0	0	0	0	0				ASP1TX7_SRC2 [8:0]						
R33384 (0x8268)	ASP1TX7_INPUT3	0	0	0	0	0	0	0	0				ASP1TX7MIX_VOL3 [6:0]				0	0x00800000
		ASP1TX7_SRC3_STS	0	0	0	0	0	0				ASP1TX7_SRC3 [8:0]						
R33388 (0x826C)	ASP1TX7_INPUT4	0	0	0	0	0	0	0	0				ASP1TX7MIX_VOL4 [6:0]				0	0x00800000
		ASP1TX7_SRC4_STS	0	0	0	0	0	0				ASP1TX7_SRC4 [8:0]						
R33392 (0x8270)	ASP1TX8_INPUT1	0	0	0	0	0	0	0	0				ASP1TX8MIX_VOL1 [6:0]				0	0x00800000
		ASP1TX8_SRC1_STS	0	0	0	0	0	0				ASP1TX8_SRC1 [8:0]						
R33396 (0x8274)	ASP1TX8_INPUT2	0	0	0	0	0	0	0	0				ASP1TX8MIX_VOL2 [6:0]				0	0x00800000
		ASP1TX8_SRC2_STS	0	0	0	0	0	0				ASP1TX8_SRC2 [8:0]						

Table 6-1. Register Map Definition

Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R33400 (0x8278)	ASP1TX8_INPUT3	0	0	0	0	0	0	0	0				ASP1TX8MIX_VOL3 [6:0]				0	0x00800000
		ASP1TX8_SRC3_STS	0	0	0	0	0	0				ASP1TX8_SRC3 [8:0]						
R33404 (0x827C)	ASP1TX8_INPUT4	0	0	0	0	0	0	0	0				ASP1TX8MIX_VOL4 [6:0]				0	0x00800000
		ASP1TX8_SRC4_STS	0	0	0	0	0	0				ASP1TX8_SRC4 [8:0]						
R33536 (0x8300)	ASP2TX1_INPUT1	0	0	0	0	0	0	0	0				ASP2TX1MIX_VOL1 [6:0]				0	0x00800000
		ASP2TX1_SRC1_STS	0	0	0	0	0	0				ASP2TX1_SRC1 [8:0]						
R33540 (0x8304)	ASP2TX1_INPUT2	0	0	0	0	0	0	0	0				ASP2TX1MIX_VOL2 [6:0]				0	0x00800000
		ASP2TX1_SRC2_STS	0	0	0	0	0	0				ASP2TX1_SRC2 [8:0]						
R33544 (0x8308)	ASP2TX1_INPUT3	0	0	0	0	0	0	0	0				ASP2TX1MIX_VOL3 [6:0]				0	0x00800000
		ASP2TX1_SRC3_STS	0	0	0	0	0	0				ASP2TX1_SRC3 [8:0]						
R33548 (0x830C)	ASP2TX1_INPUT4	0	0	0	0	0	0	0	0				ASP2TX1MIX_VOL4 [6:0]				0	0x00800000
		ASP2TX1_SRC4_STS	0	0	0	0	0	0				ASP2TX1_SRC4 [8:0]						
R33552 (0x8310)	ASP2TX2_INPUT1	0	0	0	0	0	0	0	0				ASP2TX2MIX_VOL1 [6:0]				0	0x00800000
		ASP2TX2_SRC1_STS	0	0	0	0	0	0				ASP2TX2_SRC1 [8:0]						
R33556 (0x8314)	ASP2TX2_INPUT2	0	0	0	0	0	0	0	0				ASP2TX2MIX_VOL2 [6:0]				0	0x00800000
		ASP2TX2_SRC2_STS	0	0	0	0	0	0				ASP2TX2_SRC2 [8:0]						
R33560 (0x8318)	ASP2TX2_INPUT3	0	0	0	0	0	0	0	0				ASP2TX2MIX_VOL3 [6:0]				0	0x00800000
		ASP2TX2_SRC3_STS	0	0	0	0	0	0				ASP2TX2_SRC3 [8:0]						
R33564 (0x831C)	ASP2TX2_INPUT4	0	0	0	0	0	0	0	0				ASP2TX2MIX_VOL4 [6:0]				0	0x00800000
		ASP2TX2_SRC4_STS	0	0	0	0	0	0				ASP2TX2_SRC4 [8:0]						
R33568 (0x8320)	ASP2TX3_INPUT1	0	0	0	0	0	0	0	0				ASP2TX3MIX_VOL1 [6:0]				0	0x00800000
		ASP2TX3_SRC1_STS	0	0	0	0	0	0				ASP2TX3_SRC1 [8:0]						
R33572 (0x8324)	ASP2TX3_INPUT2	0	0	0	0	0	0	0	0				ASP2TX3MIX_VOL2 [6:0]				0	0x00800000
		ASP2TX3_SRC2_STS	0	0	0	0	0	0				ASP2TX3_SRC2 [8:0]						
R33576 (0x8328)	ASP2TX3_INPUT3	0	0	0	0	0	0	0	0				ASP2TX3MIX_VOL3 [6:0]				0	0x00800000
		ASP2TX3_SRC3_STS	0	0	0	0	0	0				ASP2TX3_SRC3 [8:0]						
R33580 (0x832C)	ASP2TX3_INPUT4	0	0	0	0	0	0	0	0				ASP2TX3MIX_VOL4 [6:0]				0	0x00800000
		ASP2TX3_SRC4_STS	0	0	0	0	0	0				ASP2TX3_SRC4 [8:0]						
R33584 (0x8330)	ASP2TX4_INPUT1	0	0	0	0	0	0	0	0				ASP2TX4MIX_VOL1 [6:0]				0	0x00800000
		ASP2TX4_SRC1_STS	0	0	0	0	0	0				ASP2TX4_SRC1 [8:0]						
R33588 (0x8334)	ASP2TX4_INPUT2	0	0	0	0	0	0	0	0				ASP2TX4MIX_VOL2 [6:0]				0	0x00800000
		ASP2TX4_SRC2_STS	0	0	0	0	0	0				ASP2TX4_SRC2 [8:0]						
R33592 (0x8338)	ASP2TX4_INPUT3	0	0	0	0	0	0	0	0				ASP2TX4MIX_VOL3 [6:0]				0	0x00800000
		ASP2TX4_SRC3_STS	0	0	0	0	0	0				ASP2TX4_SRC3 [8:0]						
R33596 (0x833C)	ASP2TX4_INPUT4	0	0	0	0	0	0	0	0				ASP2TX4MIX_VOL4 [6:0]				0	0x00800000
		ASP2TX4_SRC4_STS	0	0	0	0	0	0				ASP2TX4_SRC4 [8:0]						
R34944 (0x8880)	ASRC1_IN1L_INPUT1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		ASRC1_IN1L_SRC1_STS	0	0	0	0	0	0				ASRC1_IN1L_SRC1 [8:0]						
R34960 (0x8890)	ASRC1_IN1R_INPUT1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		ASRC1_IN1R_SRC1_STS	0	0	0	0	0	0				ASRC1_IN1R_SRC1 [8:0]						
R34976 (0x88A0)	ASRC1_IN2L_INPUT1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		ASRC1_IN2L_SRC1_STS	0	0	0	0	0	0				ASRC1_IN2L_SRC1 [8:0]						

Table 6-1. Register Map Definition

Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R34992 (0x88B0)	ASRC1_IN2R_INPUT1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		ASRC1_IN2R_SRC1_STS	0	0	0	0	0	0	ASRC1_IN2R_SRC1 [8:0]									
R35008 (0x88C0)	LSRC2_INL_INPUT1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		LSRC2_INL_SRC1_STS	0	0	0	0	0	0	LSRC2_INL_SRC1 [8:0]									
R35024 (0x88D0)	LSRC2_INR_INPUT1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		LSRC2_INR_SRC1_STS	0	0	0	0	0	0	LSRC2_INR_SRC1 [8:0]									
R35072 (0x8900)	LSRC3_INL_INPUT1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		LSRC3_INL_SRC1_STS	0	0	0	0	0	0	LSRC3_INL_SRC1 [8:0]									
R35088 (0x8910)	LSRC3_INR_INPUT1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		LSRC3_INR_SRC1_STS	0	0	0	0	0	0	LSRC3_INR_SRC1 [8:0]									
R35200 (0x8980)	ISRC1INT1_INPUT1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		ISRC1INT1_SRC1_STS	0	0	0	0	0	0	ISRC1INT1_SRC1 [8:0]									
R35216 (0x8990)	ISRC1INT2_INPUT1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		ISRC1INT2_SRC1_STS	0	0	0	0	0	0	ISRC1INT2_SRC1 [8:0]									
R35232 (0x89A0)	ISRC1INT3_INPUT1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		ISRC1INT3_SRC1_STS	0	0	0	0	0	0	ISRC1INT3_SRC1 [8:0]									
R35248 (0x89B0)	ISRC1INT4_INPUT1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		ISRC1INT4_SRC1_STS	0	0	0	0	0	0	ISRC1INT4_SRC1 [8:0]									
R35264 (0x89C0)	ISRC1DEC1_INPUT1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		ISRC1DEC1_SRC1_STS	0	0	0	0	0	0	ISRC1DEC1_SRC1 [8:0]									
R35280 (0x89D0)	ISRC1DEC2_INPUT1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		ISRC1DEC2_SRC1_STS	0	0	0	0	0	0	ISRC1DEC2_SRC1 [8:0]									
R35296 (0x89E0)	ISRC1DEC3_INPUT1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		ISRC1DEC3_SRC1_STS	0	0	0	0	0	0	ISRC1DEC3_SRC1 [8:0]									
R35312 (0x89F0)	ISRC1DEC4_INPUT1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		ISRC1DEC4_SRC1_STS	0	0	0	0	0	0	ISRC1DEC4_SRC1 [8:0]									
R35328 (0x8A00)	ISRC2INT1_INPUT1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		ISRC2INT1_SRC1_STS	0	0	0	0	0	0	ISRC2INT1_SRC1 [8:0]									
R35344 (0x8A10)	ISRC2INT2_INPUT1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		ISRC2INT2_SRC1_STS	0	0	0	0	0	0	ISRC2INT2_SRC1 [8:0]									
R35392 (0x8A40)	ISRC2DEC1_INPUT1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		ISRC2DEC1_SRC1_STS	0	0	0	0	0	0	ISRC2DEC1_SRC1 [8:0]									
R35408 (0x8A50)	ISRC2DEC2_INPUT1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		ISRC2DEC2_SRC1_STS	0	0	0	0	0	0	ISRC2DEC2_SRC1 [8:0]									
R35456 (0x8A80)	ISRC3INT1_INPUT1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		ISRC3INT1_SRC1_STS	0	0	0	0	0	0	ISRC3INT1_SRC1 [8:0]									
R35472 (0x8A90)	ISRC3INT2_INPUT1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		ISRC3INT2_SRC1_STS	0	0	0	0	0	0	ISRC3INT2_SRC1 [8:0]									
R35520 (0x8AC0)	ISRC3DEC1_INPUT1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		ISRC3DEC1_SRC1_STS	0	0	0	0	0	0	ISRC3DEC1_SRC1 [8:0]									

Table 6-1. Register Map Definition

Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R35536 (0x8AD0)	ISRC3DEC2_INPUT1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		ISRC3DEC2_SRC1_STS	0	0	0	0	0	0	ISRC3DEC2_SRC1 [8:0]									
R35712 (0x8B80)	EQ1_INPUT1	0	0	0	0	0	0	0	0	EQ1MIX_VOL1 [6:0]							0	0x00800000
		EQ1_SRC1_STS	0	0	0	0	0	0	EQ1_SRC1 [8:0]									
R35716 (0x8B84)	EQ1_INPUT2	0	0	0	0	0	0	0	0	EQ1MIX_VOL2 [6:0]							0	0x00800000
		EQ1_SRC2_STS	0	0	0	0	0	0	EQ1_SRC2 [8:0]									
R35720 (0x8B88)	EQ1_INPUT3	0	0	0	0	0	0	0	0	EQ1MIX_VOL3 [6:0]							0	0x00800000
		EQ1_SRC3_STS	0	0	0	0	0	0	EQ1_SRC3 [8:0]									
R35724 (0x8B8C)	EQ1_INPUT4	0	0	0	0	0	0	0	0	EQ1MIX_VOL4 [6:0]							0	0x00800000
		EQ1_SRC4_STS	0	0	0	0	0	0	EQ1_SRC4 [8:0]									
R35728 (0x8B90)	EQ2_INPUT1	0	0	0	0	0	0	0	0	EQ2MIX_VOL1 [6:0]							0	0x00800000
		EQ2_SRC1_STS	0	0	0	0	0	0	EQ2_SRC1 [8:0]									
R35732 (0x8B94)	EQ2_INPUT2	0	0	0	0	0	0	0	0	EQ2MIX_VOL2 [6:0]							0	0x00800000
		EQ2_SRC2_STS	0	0	0	0	0	0	EQ2_SRC2 [8:0]									
R35736 (0x8B98)	EQ2_INPUT3	0	0	0	0	0	0	0	0	EQ2MIX_VOL3 [6:0]							0	0x00800000
		EQ2_SRC3_STS	0	0	0	0	0	0	EQ2_SRC3 [8:0]									
R35740 (0x8B9C)	EQ2_INPUT4	0	0	0	0	0	0	0	0	EQ2MIX_VOL4 [6:0]							0	0x00800000
		EQ2_SRC4_STS	0	0	0	0	0	0	EQ2_SRC4 [8:0]									
R35744 (0x8BA0)	EQ3_INPUT1	0	0	0	0	0	0	0	0	EQ3MIX_VOL1 [6:0]							0	0x00800000
		EQ3_SRC1_STS	0	0	0	0	0	0	EQ3_SRC1 [8:0]									
R35748 (0x8BA4)	EQ3_INPUT2	0	0	0	0	0	0	0	0	EQ3MIX_VOL2 [6:0]							0	0x00800000
		EQ3_SRC2_STS	0	0	0	0	0	0	EQ3_SRC2 [8:0]									
R35752 (0x8BA8)	EQ3_INPUT3	0	0	0	0	0	0	0	0	EQ3MIX_VOL3 [6:0]							0	0x00800000
		EQ3_SRC3_STS	0	0	0	0	0	0	EQ3_SRC3 [8:0]									
R35756 (0x8BAC)	EQ3_INPUT4	0	0	0	0	0	0	0	0	EQ3MIX_VOL4 [6:0]							0	0x00800000
		EQ3_SRC4_STS	0	0	0	0	0	0	EQ3_SRC4 [8:0]									
R35760 (0x8BB0)	EQ4_INPUT1	0	0	0	0	0	0	0	0	EQ4MIX_VOL1 [6:0]							0	0x00800000
		EQ4_SRC1_STS	0	0	0	0	0	0	EQ4_SRC1 [8:0]									
R35764 (0x8BB4)	EQ4_INPUT2	0	0	0	0	0	0	0	0	EQ4MIX_VOL2 [6:0]							0	0x00800000
		EQ4_SRC2_STS	0	0	0	0	0	0	EQ4_SRC2 [8:0]									
R35768 (0x8BB8)	EQ4_INPUT3	0	0	0	0	0	0	0	0	EQ4MIX_VOL3 [6:0]							0	0x00800000
		EQ4_SRC3_STS	0	0	0	0	0	0	EQ4_SRC3 [8:0]									
R35772 (0x8BBC)	EQ4_INPUT4	0	0	0	0	0	0	0	0	EQ4MIX_VOL4 [6:0]							0	0x00800000
		EQ4_SRC4_STS	0	0	0	0	0	0	EQ4_SRC4 [8:0]									
R35840 (0x8C00)	DRC1L_INPUT1	0	0	0	0	0	0	0	0	DRC1LMIX_VOL1 [6:0]							0	0x00800000
		DRC1L_SRC1_STS	0	0	0	0	0	0	DRC1L_SRC1 [8:0]									
R35844 (0x8C04)	DRC1L_INPUT2	0	0	0	0	0	0	0	0	DRC1LMIX_VOL2 [6:0]							0	0x00800000
		DRC1L_SRC2_STS	0	0	0	0	0	0	DRC1L_SRC2 [8:0]									
R35848 (0x8C08)	DRC1L_INPUT3	0	0	0	0	0	0	0	0	DRC1LMIX_VOL3 [6:0]							0	0x00800000
		DRC1L_SRC3_STS	0	0	0	0	0	0	DRC1L_SRC3 [8:0]									
R35852 (0x8C0C)	DRC1L_INPUT4	0	0	0	0	0	0	0	0	DRC1LMIX_VOL4 [6:0]							0	0x00800000
		DRC1L_SRC4_STS	0	0	0	0	0	0	DRC1L_SRC4 [8:0]									

Table 6-1. Register Map Definition

Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R35856 (0x8C10)	DRC1R_INPUT1	0	0	0	0	0	0	0	0	DRC1RMIX_VOL1 [6:0]							0	0x00800000
		DRC1R_ SRC1_ STS	0	0	0	0	0	0	DRC1R_SRC1 [8:0]									
R35860 (0x8C14)	DRC1R_INPUT2	0	0	0	0	0	0	0	0	DRC1RMIX_VOL2 [6:0]							0	0x00800000
		DRC1R_ SRC2_ STS	0	0	0	0	0	0	DRC1R_SRC2 [8:0]									
R35864 (0x8C18)	DRC1R_INPUT3	0	0	0	0	0	0	0	0	DRC1RMIX_VOL3 [6:0]							0	0x00800000
		DRC1R_ SRC3_ STS	0	0	0	0	0	0	DRC1R_SRC3 [8:0]									
R35868 (0x8C1C)	DRC1R_INPUT4	0	0	0	0	0	0	0	0	DRC1RMIX_VOL4 [6:0]							0	0x00800000
		DRC1R_ SRC4_ STS	0	0	0	0	0	0	DRC1R_SRC4 [8:0]									
R35872 (0x8C20)	DRC2L_INPUT1	0	0	0	0	0	0	0	0	DRC2LMIX_VOL1 [6:0]							0	0x00800000
		DRC2L_ SRC1_ STS	0	0	0	0	0	0	DRC2L_SRC1 [8:0]									
R35876 (0x8C24)	DRC2L_INPUT2	0	0	0	0	0	0	0	0	DRC2LMIX_VOL2 [6:0]							0	0x00800000
		DRC2L_ SRC2_ STS	0	0	0	0	0	0	DRC2L_SRC2 [8:0]									
R35880 (0x8C28)	DRC2L_INPUT3	0	0	0	0	0	0	0	0	DRC2LMIX_VOL3 [6:0]							0	0x00800000
		DRC2L_ SRC3_ STS	0	0	0	0	0	0	DRC2L_SRC3 [8:0]									
R35884 (0x8C2C)	DRC2L_INPUT4	0	0	0	0	0	0	0	0	DRC2LMIX_VOL4 [6:0]							0	0x00800000
		DRC2L_ SRC4_ STS	0	0	0	0	0	0	DRC2L_SRC4 [8:0]									
R35888 (0x8C30)	DRC2R_INPUT1	0	0	0	0	0	0	0	0	DRC2RMIX_VOL1 [6:0]							0	0x00800000
		DRC2R_ SRC1_ STS	0	0	0	0	0	0	DRC2R_SRC1 [8:0]									
R35892 (0x8C34)	DRC2R_INPUT2	0	0	0	0	0	0	0	0	DRC2RMIX_VOL2 [6:0]							0	0x00800000
		DRC2R_ SRC2_ STS	0	0	0	0	0	0	DRC2R_SRC2 [8:0]									
R35896 (0x8C38)	DRC2R_INPUT3	0	0	0	0	0	0	0	0	DRC2RMIX_VOL3 [6:0]							0	0x00800000
		DRC2R_ SRC3_ STS	0	0	0	0	0	0	DRC2R_SRC3 [8:0]									
R35900 (0x8C3C)	DRC2R_INPUT4	0	0	0	0	0	0	0	0	DRC2RMIX_VOL4 [6:0]							0	0x00800000
		DRC2R_ SRC4_ STS	0	0	0	0	0	0	DRC2R_SRC4 [8:0]									
R35968 (0x8C80)	LHPF1_INPUT1	0	0	0	0	0	0	0	0	LHPF1MIX_VOL1 [6:0]							0	0x00800000
		LHPF1_ SRC1_ STS	0	0	0	0	0	0	LHPF1_SRC1 [8:0]									
R35972 (0x8C84)	LHPF1_INPUT2	0	0	0	0	0	0	0	0	LHPF1MIX_VOL2 [6:0]							0	0x00800000
		LHPF1_ SRC2_ STS	0	0	0	0	0	0	LHPF1_SRC2 [8:0]									
R35976 (0x8C88)	LHPF1_INPUT3	0	0	0	0	0	0	0	0	LHPF1MIX_VOL3 [6:0]							0	0x00800000
		LHPF1_ SRC3_ STS	0	0	0	0	0	0	LHPF1_SRC3 [8:0]									
R35980 (0x8C8C)	LHPF1_INPUT4	0	0	0	0	0	0	0	0	LHPF1MIX_VOL4 [6:0]							0	0x00800000
		LHPF1_ SRC4_ STS	0	0	0	0	0	0	LHPF1_SRC4 [8:0]									
R35984 (0x8C90)	LHPF2_INPUT1	0	0	0	0	0	0	0	0	LHPF2MIX_VOL1 [6:0]							0	0x00800000
		LHPF2_ SRC1_ STS	0	0	0	0	0	0	LHPF2_SRC1 [8:0]									
R35988 (0x8C94)	LHPF2_INPUT2	0	0	0	0	0	0	0	0	LHPF2MIX_VOL2 [6:0]							0	0x00800000
		LHPF2_ SRC2_ STS	0	0	0	0	0	0	LHPF2_SRC2 [8:0]									
R35992 (0x8C98)	LHPF2_INPUT3	0	0	0	0	0	0	0	0	LHPF2MIX_VOL3 [6:0]							0	0x00800000
		LHPF2_ SRC3_ STS	0	0	0	0	0	0	LHPF2_SRC3 [8:0]									
R35996 (0x8C9C)	LHPF2_INPUT4	0	0	0	0	0	0	0	0	LHPF2MIX_VOL4 [6:0]							0	0x00800000
		LHPF2_ SRC4_ STS	0	0	0	0	0	0	LHPF2_SRC4 [8:0]									
R36000 (0x8CA0)	LHPF3_INPUT1	0	0	0	0	0	0	0	0	LHPF3MIX_VOL1 [6:0]							0	0x00800000
		LHPF3_ SRC1_ STS	0	0	0	0	0	0	LHPF3_SRC1 [8:0]									

Table 6-1. Register Map Definition

Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R36004 (0x8CA4)	LHPF3_INPUT2	0	0	0	0	0	0	0	0			LHPF3MIX_VOL2 [6:0]					0	0x00800000
		LHPF3_SRC2_STS	0	0	0	0	0	0			LHPF3_SRC2 [8:0]							
R36008 (0x8CA8)	LHPF3_INPUT3	0	0	0	0	0	0	0	0			LHPF3MIX_VOL3 [6:0]					0	0x00800000
		LHPF3_SRC3_STS	0	0	0	0	0	0			LHPF3_SRC3 [8:0]							
R36012 (0x8CAC)	LHPF3_INPUT4	0	0	0	0	0	0	0	0			LHPF3MIX_VOL4 [6:0]					0	0x00800000
		LHPF3_SRC4_STS	0	0	0	0	0	0			LHPF3_SRC4 [8:0]							
R36016 (0x8CB0)	LHPF4_INPUT1	0	0	0	0	0	0	0	0			LHPF4MIX_VOL1 [6:0]					0	0x00800000
		LHPF4_SRC1_STS	0	0	0	0	0	0			LHPF4_SRC1 [8:0]							
R36020 (0x8CB4)	LHPF4_INPUT2	0	0	0	0	0	0	0	0			LHPF4MIX_VOL2 [6:0]					0	0x00800000
		LHPF4_SRC2_STS	0	0	0	0	0	0			LHPF4_SRC2 [8:0]							
R36024 (0x8CB8)	LHPF4_INPUT3	0	0	0	0	0	0	0	0			LHPF4MIX_VOL3 [6:0]					0	0x00800000
		LHPF4_SRC3_STS	0	0	0	0	0	0			LHPF4_SRC3 [8:0]							
R36028 (0x8CBC)	LHPF4_INPUT4	0	0	0	0	0	0	0	0			LHPF4MIX_VOL4 [6:0]					0	
		LHPF4_SRC4_STS	0	0	0	0	0	0			LHPF4_SRC4 [8:0]							
R36864 (0x9000)	DSP1RX1_INPUT1	0	0	0	0	0	0	0	0			DSP1RX1MIX_VOL1 [6:0]					0	0x00800000
		DSP1RX1_SRC1_STS	0	0	0	0	0	0			DSP1RX1_SRC1 [8:0]							
R36868 (0x9004)	DSP1RX1_INPUT2	0	0	0	0	0	0	0	0			DSP1RX1MIX_VOL2 [6:0]					0	0x00800000
		DSP1RX1_SRC2_STS	0	0	0	0	0	0			DSP1RX1_SRC2 [8:0]							
R36872 (0x9008)	DSP1RX1_INPUT3	0	0	0	0	0	0	0	0			DSP1RX1MIX_VOL3 [6:0]					0	0x00800000
		DSP1RX1_SRC3_STS	0	0	0	0	0	0			DSP1RX1_SRC3 [8:0]							
R36876 (0x900C)	DSP1RX1_INPUT4	0	0	0	0	0	0	0	0			DSP1RX1MIX_VOL4 [6:0]					0	0x00800000
		DSP1RX1_SRC4_STS	0	0	0	0	0	0			DSP1RX1_SRC4 [8:0]							
R36880 (0x9010)	DSP1RX2_INPUT1	0	0	0	0	0	0	0	0			DSP1RX2MIX_VOL1 [6:0]					0	0x00800000
		DSP1RX2_SRC1_STS	0	0	0	0	0	0			DSP1RX2_SRC1 [8:0]							
R36884 (0x9014)	DSP1RX2_INPUT2	0	0	0	0	0	0	0	0			DSP1RX2MIX_VOL2 [6:0]					0	0x00800000
		DSP1RX2_SRC2_STS	0	0	0	0	0	0			DSP1RX2_SRC2 [8:0]							
R36888 (0x9018)	DSP1RX2_INPUT3	0	0	0	0	0	0	0	0			DSP1RX2MIX_VOL3 [6:0]					0	0x00800000
		DSP1RX2_SRC3_STS	0	0	0	0	0	0			DSP1RX2_SRC3 [8:0]							
R36892 (0x901C)	DSP1RX2_INPUT4	0	0	0	0	0	0	0	0			DSP1RX2MIX_VOL4 [6:0]					0	0x00800000
		DSP1RX2_SRC4_STS	0	0	0	0	0	0			DSP1RX2_SRC4 [8:0]							
R36896 (0x9020)	DSP1RX3_INPUT1	0	0	0	0	0	0	0	0			DSP1RX3MIX_VOL1 [6:0]					0	0x00800000
		DSP1RX3_SRC1_STS	0	0	0	0	0	0			DSP1RX3_SRC1 [8:0]							
R36900 (0x9024)	DSP1RX3_INPUT2	0	0	0	0	0	0	0	0			DSP1RX3MIX_VOL2 [6:0]					0	0x00800000
		DSP1RX3_SRC2_STS	0	0	0	0	0	0			DSP1RX3_SRC2 [8:0]							
R36904 (0x9028)	DSP1RX3_INPUT3	0	0	0	0	0	0	0	0			DSP1RX3MIX_VOL3 [6:0]					0	0x00800000
		DSP1RX3_SRC3_STS	0	0	0	0	0	0			DSP1RX3_SRC3 [8:0]							
R36908 (0x902C)	DSP1RX3_INPUT4	0	0	0	0	0	0	0	0			DSP1RX3MIX_VOL4 [6:0]					0	0x00800000
		DSP1RX3_SRC4_STS	0	0	0	0	0	0			DSP1RX3_SRC4 [8:0]							
R36912 (0x9030)	DSP1RX4_INPUT1	0	0	0	0	0	0	0	0			DSP1RX4MIX_VOL1 [6:0]					0	0x00800000
		DSP1RX4_SRC1_STS	0	0	0	0	0	0			DSP1RX4_SRC1 [8:0]							
R36916 (0x9034)	DSP1RX4_INPUT2	0	0	0	0	0	0	0	0			DSP1RX4MIX_VOL2 [6:0]					0	0x00800000
		DSP1RX4_SRC2_STS	0	0	0	0	0	0			DSP1RX4_SRC2 [8:0]							

Table 6-1. Register Map Definition

Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R36920 (0x9038)	DSP1RX4_INPUT3	0	0	0	0	0	0	0	0	DSP1RX4MIX_VOL3 [6:0]							0	0x00800000
		DSP1RX4_SRC3_STS	0	0	0	0	0	0	DSP1RX4_SRC3 [8:0]									
R36924 (0x903C)	DSP1RX4_INPUT4	0	0	0	0	0	0	0	0	DSP1RX4MIX_VOL4 [6:0]							0	0x00800000
		DSP1RX4_SRC4_STS	0	0	0	0	0	0	DSP1RX4_SRC4 [8:0]									
R36928 (0x9040)	DSP1RX5_INPUT1	0	0	0	0	0	0	0	0	DSP1RX5MIX_VOL1 [6:0]							0	0x00800000
		DSP1RX5_SRC1_STS	0	0	0	0	0	0	DSP1RX5_SRC1 [8:0]									
R36932 (0x9044)	DSP1RX5_INPUT2	0	0	0	0	0	0	0	0	DSP1RX5MIX_VOL2 [6:0]							0	0x00800000
		DSP1RX5_SRC2_STS	0	0	0	0	0	0	DSP1RX5_SRC2 [8:0]									
R36936 (0x9048)	DSP1RX5_INPUT3	0	0	0	0	0	0	0	0	DSP1RX5MIX_VOL3 [6:0]							0	0x00800000
		DSP1RX5_SRC3_STS	0	0	0	0	0	0	DSP1RX5_SRC3 [8:0]									
R36940 (0x904C)	DSP1RX5_INPUT4	0	0	0	0	0	0	0	0	DSP1RX5MIX_VOL4 [6:0]							0	0x00800000
		DSP1RX5_SRC4_STS	0	0	0	0	0	0	DSP1RX5_SRC4 [8:0]									
R36944 (0x9050)	DSP1RX6_INPUT1	0	0	0	0	0	0	0	0	DSP1RX6MIX_VOL1 [6:0]							0	0x00800000
		DSP1RX6_SRC1_STS	0	0	0	0	0	0	DSP1RX6_SRC1 [8:0]									
R36948 (0x9054)	DSP1RX6_INPUT2	0	0	0	0	0	0	0	0	DSP1RX6MIX_VOL2 [6:0]							0	0x00800000
		DSP1RX6_SRC2_STS	0	0	0	0	0	0	DSP1RX6_SRC2 [8:0]									
R36952 (0x9058)	DSP1RX6_INPUT3	0	0	0	0	0	0	0	0	DSP1RX6MIX_VOL3 [6:0]							0	0x00800000
		DSP1RX6_SRC3_STS	0	0	0	0	0	0	DSP1RX6_SRC3 [8:0]									
R36956 (0x905C)	DSP1RX6_INPUT4	0	0	0	0	0	0	0	0	DSP1RX6MIX_VOL4 [6:0]							0	0x00800000
		DSP1RX6_SRC4_STS	0	0	0	0	0	0	DSP1RX6_SRC4 [8:0]									
R36960 (0x9060)	DSP1RX7_INPUT1	0	0	0	0	0	0	0	0	DSP1RX7MIX_VOL1 [6:0]							0	0x00800000
		DSP1RX7_SRC1_STS	0	0	0	0	0	0	DSP1RX7_SRC1 [8:0]									
R36964 (0x9064)	DSP1RX7_INPUT2	0	0	0	0	0	0	0	0	DSP1RX7MIX_VOL2 [6:0]							0	0x00800000
		DSP1RX7_SRC2_STS	0	0	0	0	0	0	DSP1RX7_SRC2 [8:0]									
R36968 (0x9068)	DSP1RX7_INPUT3	0	0	0	0	0	0	0	0	DSP1RX7MIX_VOL3 [6:0]							0	0x00800000
		DSP1RX7_SRC3_STS	0	0	0	0	0	0	DSP1RX7_SRC3 [8:0]									
R36972 (0x906C)	DSP1RX7_INPUT4	0	0	0	0	0	0	0	0	DSP1RX7MIX_VOL4 [6:0]							0	0x00800000
		DSP1RX7_SRC4_STS	0	0	0	0	0	0	DSP1RX7_SRC4 [8:0]									
R36976 (0x9070)	DSP1RX8_INPUT1	0	0	0	0	0	0	0	0	DSP1RX8MIX_VOL1 [6:0]							0	0x00800000
		DSP1RX8_SRC1_STS	0	0	0	0	0	0	DSP1RX8_SRC1 [8:0]									
R36980 (0x9074)	DSP1RX8_INPUT2	0	0	0	0	0	0	0	0	DSP1RX8MIX_VOL2 [6:0]							0	0x00800000
		DSP1RX8_SRC2_STS	0	0	0	0	0	0	DSP1RX8_SRC2 [8:0]									
R36984 (0x9078)	DSP1RX8_INPUT3	0	0	0	0	0	0	0	0	DSP1RX8MIX_VOL3 [6:0]							0	0x00800000
		DSP1RX8_SRC3_STS	0	0	0	0	0	0	DSP1RX8_SRC3 [8:0]									
R36988 (0x907C)	DSP1RX8_INPUT4	0	0	0	0	0	0	0	0	DSP1RX8MIX_VOL4 [6:0]							0	0x00800000
		DSP1RX8_SRC4_STS	0	0	0	0	0	0	DSP1RX8_SRC4 [8:0]									
R40960 (0xA000)	ASRC1_ENABLE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	ASRC1_IN2L_EN	ASRC1_IN2R_EN	ASRC1_IN1L_EN	ASRC1_IN1R_EN	
R40964 (0xA004)	ASRC1_STATUS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	ASRC1_IN2L_EN_STS	ASRC1_IN2R_EN_STS	ASRC1_IN1L_EN_STS	ASRC1_IN1R_EN_STS	
R40968 (0xA008)	ASRC1_CONTROL1	ASRC1_RATE2 [4:0]					0	0	0	0	0	0	0	0	0	0	0	0x40000000
		ASRC1_RATE1 [4:0]					0	0	0	0	0	0	0	0	0	0	0	
R41088 (0xA080)	LSRC2_ENABLE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	LSRC2_INL_EN	LSRC2_INR_EN	

Table 6-1. Register Map Definition

Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R41096 (0xA088)	LSRC2_CONTROL	LSRC2_RATE2 [4:0]					0	0	0	0	0	0	0	0	0	0	0	0x40004020
		LSRC2_RATE1 [4:0]					0	0	0	0	0	1	0	0	0	0	0	
R41216 (0xA100)	LSRC3_ENABLE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	LSRC3 INL_EN	LSRC3 INR_EN	
R41224 (0xA108)	LSRC3_CONTROL	LSRC3_RATE2 [4:0]					0	0	0	0	0	0	0	0	0	0	0	0x40004020
		LSRC3_RATE1 [4:0]					0	0	0	0	0	1	0	0	0	0	0	
R41984 (0xA400)	ISRC1_CONTROL1	ISRC1_FSL [4:0]					0	0	0	0	0	0	0	0	0	0	0	0x00000000
		ISRC1_FSH [4:0]					0	0	0	0	0	0	0	0	0	0	0	
R41988 (0xA404)	ISRC1_CONTROL2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	ISRC1 INT4_EN	ISRC1 INT3_EN	ISRC1 INT2_EN	ISRC1 INT1_EN	0	0	0	0	ISRC1 DEC4_EN	ISRC1 DEC3_EN	ISRC1 DEC2_EN	ISRC1 DEC1_EN	
R42256 (0xA510)	ISRC2_CONTROL1	ISRC2_FSL [4:0]					0	0	0	0	0	0	0	0	0	0	0	0x00000000
		ISRC2_FSH [4:0]					0	0	0	0	0	0	0	0	0	0	0	
R42260 (0xA514)	ISRC2_CONTROL2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	ISRC2 INT2_EN	ISRC2 INT1_EN	0	0	0	0	0	0	ISRC2 DEC2_EN	ISRC2 DEC1_EN	
R42528 (0xA620)	ISRC3_CONTROL1	ISRC3_FSL [4:0]					0	0	0	0	0	0	0	0	0	0	0	0x00000000
		ISRC3_FSH [4:0]					0	0	0	0	0	0	0	0	0	0	0	
R42532 (0xA624)	ISRC3_CONTROL2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	ISRC3 INT2_EN	ISRC3 INT1_EN	0	0	0	0	0	0	ISRC3 DEC2_EN	ISRC3 DEC1_EN	
R43008 (0xA800)	FX_SAMPLE_RATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		FX_RATE [4:0]					0	0	0	0	0	0	0	0	0	0	0	
R43012 (0xA804)	FX_STATUS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	FX_STS [11:0]												
R43016 (0xA808)	EQ_CONTROL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	EQ4_EN	EQ3_EN	EQ2_EN	EQ1_EN	
R43020 (0xA80C)	EQ_CONTROL2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	EQ4_B1 MODE	EQ3_B1 MODE	EQ2_B1 MODE	EQ1_B1 MODE	
R43024 (0xA810)	EQ1_GAIN1	0	0	0	EQ1_B4_GAIN [4:0]					0	0	0	EQ1_B3_GAIN [4:0]					0x0C0C0C0C
		0	0	0	EQ1_B2_GAIN [4:0]					0	0	0	EQ1_B1_GAIN [4:0]					
R43028 (0xA814)	EQ1_GAIN2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000000C
		0	0	0	0	0	0	0	0	0	0	0	EQ1_B5_GAIN [4:0]					
R43032 (0xA818)	EQ1_BAND1_COEFF1	EQ1_B1_B [15:0]																0x03FE0FC8
		EQ1_B1_A [15:0]																
R43036 (0xA81C)	EQ1_BAND1_COEFF2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000B75
		EQ1_B1_C [15:0]																
R43040 (0xA820)	EQ1_BAND1_PG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x000000E0
		EQ1_B1_PG [15:0]																
R43044 (0xA824)	EQ1_BAND2_COEFF1	EQ1_B2_B [15:0]																0xF1361EC4
		EQ1_B2_A [15:0]																
R43048 (0xA828)	EQ1_BAND2_COEFF2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000409
		EQ1_B2_C [15:0]																
R43052 (0xA82C)	EQ1_BAND2_PG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x000004CC
		EQ1_B2_PG [15:0]																
R43056 (0xA830)	EQ1_BAND3_COEFF1	EQ1_B3_B [15:0]																0xF3371C9B
		EQ1_B3_A [15:0]																
R43060 (0xA834)	EQ1_BAND3_COEFF2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000040B
		EQ1_B3_C [15:0]																
R43064 (0xA838)	EQ1_BAND3_PG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000CBB
		EQ1_B3_PG [15:0]																
R43068 (0xA83C)	EQ1_BAND4_COEFF1	EQ1_B4_B [15:0]																0xF7D916F8
		EQ1_B4_A [15:0]																
R43072 (0xA840)	EQ1_BAND4_COEFF2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000040A
		EQ1_B4_C [15:0]																
R43076 (0xA844)	EQ1_BAND4_PG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00001F14
		EQ1_B4_PG [15:0]																
R43080 (0xA848)	EQ1_BAND5_COEFF1	EQ1_B5_B [15:0]																0x0563058C
		EQ1_B5_A [15:0]																
R43088 (0xA850)	EQ1_BAND5_PG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00004000
		EQ1_B5_PG [15:0]																
R43092 (0xA854)	EQ2_GAIN1	0	0	0	EQ2_B4_GAIN [4:0]					0	0	0	EQ2_B3_GAIN [4:0]					0x0C0C0C0C
		0	0	0	EQ2_B2_GAIN [4:0]					0	0	0	EQ2_B1_GAIN [4:0]					
R43096 (0xA858)	EQ2_GAIN2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000000C
		0	0	0	0	0	0	0	0	0	0	0	EQ2_B5_GAIN [4:0]					
R43100 (0xA85C)	EQ2_BAND1_COEFF1	EQ2_B1_B [15:0]																0x03FE0FC8
		EQ2_B1_A [15:0]																
R43104 (0xA860)	EQ2_BAND1_COEFF2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000B75
		EQ2_B1_C [15:0]																
R43108 (0xA864)	EQ2_BAND1_PG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x000000E0
		EQ2_B1_PG [15:0]																

Table 6-1. Register Map Definition

Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R43112 (0xA868)	EQ2_BAND2_COEFF1	colspan EQ2_B2_B [15:0]																0xF1361EC4
		EQ2_B2_A [15:0]																
R43116 (0xA86C)	EQ2_BAND2_COEFF2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000409
		EQ2_B2_C [15:0]																
R43120 (0xA870)	EQ2_BAND2_PG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x000004CC
		EQ2_B2_PG [15:0]																
R43124 (0xA874)	EQ2_BAND3_COEFF1	EQ2_B3_B [15:0]																0xF3371C9B
		EQ2_B3_A [15:0]																
R43128 (0xA878)	EQ2_BAND3_COEFF2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000040B
		EQ2_B3_C [15:0]																
R43132 (0xA87C)	EQ2_BAND3_PG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000CBB
		EQ2_B3_PG [15:0]																
R43136 (0xA880)	EQ2_BAND4_COEFF1	EQ2_B4_B [15:0]																0xF7D916F8
		EQ2_B4_A [15:0]																
R43140 (0xA884)	EQ2_BAND4_COEFF2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000040A
		EQ2_B4_C [15:0]																
R43144 (0xA888)	EQ2_BAND4_PG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00001F14
		EQ2_B4_PG [15:0]																
R43148 (0xA88C)	EQ2_BAND5_COEFF1	EQ2_B5_B [15:0]																0x0563058C
		EQ2_B5_A [15:0]																
R43156 (0xA894)	EQ2_BAND5_PG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00004000
		EQ2_B5_PG [15:0]																
R43160 (0xA898)	EQ3_GAIN1	0	0	0	EQ3_B4_GAIN [4:0]				0	0	0	EQ3_B3_GAIN [4:0]					0x0C0C0C0C
		0	0	0	EQ3_B2_GAIN [4:0]				0	0	0	EQ3_B1_GAIN [4:0]					
R43164 (0xA89C)	EQ3_GAIN2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000000C
		0	0	0	0	0	0	0	0	0	0	0	EQ3_B5_GAIN [4:0]				
R43168 (0xA8A0)	EQ3_BAND1_COEFF1	EQ3_B1_B [15:0]																0x03FE0FC8
		EQ3_B1_A [15:0]																
R43172 (0xA8A4)	EQ3_BAND1_COEFF2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000B75
		EQ3_B1_C [15:0]																
R43176 (0xA8A8)	EQ3_BAND1_PG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x000000E0
		EQ3_B1_PG [15:0]																
R43180 (0xA8AC)	EQ3_BAND2_COEFF1	EQ3_B2_B [15:0]																0xF1361EC4
		EQ3_B2_A [15:0]																
R43184 (0xA8B0)	EQ3_BAND2_COEFF2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000409
		EQ3_B2_C [15:0]																
R43188 (0xA8B4)	EQ3_BAND2_PG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x000004CC
		EQ3_B2_PG [15:0]																
R43192 (0xA8B8)	EQ3_BAND3_COEFF1	EQ3_B3_B [15:0]																0xF3371C9B
		EQ3_B3_A [15:0]																
R43196 (0xA8BC)	EQ3_BAND3_COEFF2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000040B
		EQ3_B3_C [15:0]																
R43200 (0xA8C0)	EQ3_BAND3_PG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000CBB
		EQ3_B3_PG [15:0]																
R43204 (0xA8C4)	EQ3_BAND4_COEFF1	EQ3_B4_B [15:0]																0xF7D916F8
		EQ3_B4_A [15:0]																
R43208 (0xA8C8)	EQ3_BAND4_COEFF2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000040A
		EQ3_B4_C [15:0]																
R43212 (0xA8CC)	EQ3_BAND4_PG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00001F14
		EQ3_B4_PG [15:0]																
R43216 (0xA8D0)	EQ3_BAND5_COEFF1	EQ3_B5_B [15:0]																0x0563058C
		EQ3_B5_A [15:0]																
R43224 (0xA8D8)	EQ3_BAND5_PG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00004000
		EQ3_B5_PG [15:0]																
R43228 (0xA8DC)	EQ4_GAIN1	0	0	0	EQ4_B4_GAIN [4:0]				0	0	0	EQ4_B3_GAIN [4:0]					0x0C0C0C0C
		0	0	0	EQ4_B2_GAIN [4:0]				0	0	0	EQ4_B1_GAIN [4:0]					
R43232 (0xA8E0)	EQ4_GAIN2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000000C
		0	0	0	0	0	0	0	0	0	0	0	EQ4_B5_GAIN [4:0]				
R43236 (0xA8E4)	EQ4_BAND1_COEFF1	EQ4_B1_B [15:0]																0x03FE0FC8
		EQ4_B1_A [15:0]																
R43240 (0xA8E8)	EQ4_BAND1_COEFF2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000B75
		EQ4_B1_C [15:0]																
R43244 (0xA8EC)	EQ4_BAND1_PG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x000000E0
		EQ4_B1_PG [15:0]																
R43248 (0xA8F0)	EQ4_BAND2_COEFF1	EQ4_B2_B [15:0]																0xF1361EC4
		EQ4_B2_A [15:0]																
R43252 (0xA8F4)	EQ4_BAND2_COEFF2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000409
		EQ4_B2_C [15:0]																
R43256 (0xA8F8)	EQ4_BAND2_PG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x000004CC
		EQ4_B2_PG [15:0]																
R43260 (0xA8FC)	EQ4_BAND3_COEFF1	EQ4_B3_B [15:0]																0xF3371C9B
		EQ4_B3_A [15:0]																

Table 6-1. Register Map Definition

Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R43264 (0xA900)	EQ4_BAND3_COEFF2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000040B
									EQ4_B3_C [15:0]									
R43268 (0xA904)	EQ4_BAND3_PG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000CBB
									EQ4_B3_PG [15:0]									
R43272 (0xA908)	EQ4_BAND4_COEFF1								EQ4_B4_B [15:0]									0xF7D916F8
									EQ4_B4_A [15:0]									
R43276 (0xA90C)	EQ4_BAND4_COEFF2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000040A
									EQ4_B4_C [15:0]									
R43280 (0xA910)	EQ4_BAND4_PG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00001F14
									EQ4_B4_PG [15:0]									
R43284 (0xA914)	EQ4_BAND5_COEFF1								EQ4_B5_B [15:0]									0x0563058C
									EQ4_B5_A [15:0]									
R43292 (0xA91C)	EQ4_BAND5_PG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00004000
									EQ4_B5_PG [15:0]									
R43568 (0xAA30)	LHPF_CONTROL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	LHPF4_EN	LHPF3_EN	LHPF2_EN	LHPF1_EN	
R43572 (0xAA34)	LHPF_CONTROL2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	LHPF4_MODE	LHPF3_MODE	LHPF2_MODE	LHPF1_MODE	
R43576 (0xAA38)	LHPF1_COEFF	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
									LHPF1_COEFF [15:0]									
R43580 (0xAA3C)	LHPF2_COEFF	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
									LHPF2_COEFF [15:0]									
R43584 (0xAA40)	LHPF3_COEFF	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
									LHPF3_COEFF [15:0]									
R43588 (0xAA44)	LHPF4_COEFF	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
									LHPF4_COEFF [15:0]									
R43776 (0xAB00)	DRC1_CONTROL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRC1L_EN	DRC1R_EN	
R43780 (0xAB04)	DRC1_CONTROL2	DRC1_ATK [3:0]				DRC1_DCY [3:0]				0	0	0	DRC1_MINGAIN [2:0]			DRC1_MAXGAIN [1:0]		0x49130018
		DRC1_SIG_DET_RMS [4:0]					DRC1_SIG_DET_PK [1:0]		DRC1_NG_EN	DRC1_SIG_DET_MODE	DRC1_SIG_DET	DRC1_KNEE2_OP_EN	DRC1_QR	DRC1_ANTICLIP	0	0	0	
R43784 (0xAB08)	DRC1_CONTROL3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000018
		DRC1_NG_MINGAIN [3:0]				DRC1_NG_EXP [1:0]		DRC1_QR_THR [1:0]		DRC1_QR_DCY [1:0]		DRC1_HI_COMP [2:0]			DRC1_LO_COMP [2:0]			
R43788 (0xAB0C)	DRC1_CONTROL4	0	0	0	DRC1_KNEE2_IP [4:0]					0	0	0	DRC1_KNEE2_OP [4:0]					0x00000000
		0	0	DRC1_KNEE1_IP [5:0]						0	0	0	DRC1_KNEE1_OP [4:0]					
R43796 (0xAB14)	DRC2_CONTROL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRC2L_EN	DRC2R_EN	
R43800 (0xAB18)	DRC2_CONTROL2	DRC2_ATK [3:0]				DRC2_DCY [3:0]				0	0	0	DRC2_MINGAIN [2:0]			DRC2_MAXGAIN [1:0]		0x49130018
		DRC2_SIG_DET_RMS [4:0]					DRC2_SIG_DET_PK [1:0]		DRC2_NG_EN	DRC2_SIG_DET_MODE	DRC2_SIG_DET	DRC2_KNEE2_OP_EN	DRC2_QR	DRC2_ANTICLIP	0	0	0	
R43804 (0xAB1C)	DRC2_CONTROL3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000018
		DRC2_NG_MINGAIN [3:0]				DRC2_NG_EXP [1:0]		DRC2_QR_THR [1:0]		DRC2_QR_DCY [1:0]		DRC2_HI_COMP [2:0]			DRC2_LO_COMP [2:0]			
R43808 (0xAB20)	DRC2_CONTROL4	0	0	0	DRC2_KNEE2_IP [4:0]					0	0	0	DRC2_KNEE2_OP [4:0]					0x00000000
		0	0	DRC2_KNEE1_IP [5:0]						0	0	0	DRC2_KNEE1_OP [4:0]					
R45056 (0xB000)	TONE_GENERATOR1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		TONE_RATE [4:0]					0	TONE_OFFSET [1:0]		0	0	TONE2_OVD	TONE1_OVD	0	0	TONE2_EN	TONE1_EN	
R45060 (0xB004)	TONE_GENERATOR2	0	0	0	0	0	0	0	0	TONE1_LVL [23:16]								0x00100000
									TONE1_LVL [15:0]									
R45064 (0xB008)	TONE_GENERATOR3	0	0	0	0	0	0	0	0	TONE2_LVL [23:16]								0x00100000
									TONE2_LVL [15:0]									
R46080 (0xB400)	Comfort_Noise_Generator	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		NOISE_GEN_RATE [4:0]					0	0	0	0	0	NOISE_GEN_EN	NOISE_GEN_GAIN [4:0]					
R49152 (0xC000)	PWM_Drive_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		PWM_RATE [4:0]					PWM_CLK_SEL [2:0]			0	0	PWM2_OVD	PWM1_OVD	0	0	PWM2_EN	PWM1_EN	
R49156 (0xC004)	PWM_Drive_2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000100
		0	0	0	0	0	0	PWM1_LVL [9:0]										
R49160 (0xC008)	PWM_Drive_3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000100
		0	0	0	0	0	0	PWM2_LVL [9:0]										
R51716 (0xCA04)	ANC_L_CTRL_2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000004
		0	0	0	0	0	0	0	0	0	0	0	0	ANC_L_MIC_SRC [1:0]		0	0	
R94224 (0x17010)	DSP1_XM_SRAM_IBUS_SETUP_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_XM_SRAM_IBUS_E_EXT_N_1	DSP1_XM_SRAM_IBUS_O_EXT_N_1	

Table 6-1. Register Map Definition

Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R94228 (0x17014)	DSP1_XM_SRAM_IBUS_SETUP_2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_XM_SRAM_IBUS_E_EXT_N_2	DSP1_XM_SRAM_IBUS_O_EXT_N_2	
R94232 (0x17018)	DSP1_XM_SRAM_IBUS_SETUP_3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_XM_SRAM_IBUS_E_EXT_N_3	DSP1_XM_SRAM_IBUS_O_EXT_N_3	
R94236 (0x1701C)	DSP1_XM_SRAM_IBUS_SETUP_4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_XM_SRAM_IBUS_E_EXT_N_4	DSP1_XM_SRAM_IBUS_O_EXT_N_4	
R94240 (0x17020)	DSP1_XM_SRAM_IBUS_SETUP_5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_XM_SRAM_IBUS_E_EXT_N_5	DSP1_XM_SRAM_IBUS_O_EXT_N_5	
R94244 (0x17024)	DSP1_XM_SRAM_IBUS_SETUP_6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_XM_SRAM_IBUS_E_EXT_N_6	DSP1_XM_SRAM_IBUS_O_EXT_N_6	
R94248 (0x17028)	DSP1_XM_SRAM_IBUS_SETUP_7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_XM_SRAM_IBUS_E_EXT_N_7	DSP1_XM_SRAM_IBUS_O_EXT_N_7	
R94252 (0x1702C)	DSP1_XM_SRAM_IBUS_SETUP_8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_XM_SRAM_IBUS_E_EXT_N_8	DSP1_XM_SRAM_IBUS_O_EXT_N_8	
R94256 (0x17030)	DSP1_XM_SRAM_IBUS_SETUP_9	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_XM_SRAM_IBUS_E_EXT_N_9	DSP1_XM_SRAM_IBUS_O_EXT_N_9	
R94260 (0x17034)	DSP1_XM_SRAM_IBUS_SETUP_10	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_XM_SRAM_IBUS_E_EXT_N_10	DSP1_XM_SRAM_IBUS_O_EXT_N_10	
R94264 (0x17038)	DSP1_XM_SRAM_IBUS_SETUP_11	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_XM_SRAM_IBUS_E_EXT_N_11	DSP1_XM_SRAM_IBUS_O_EXT_N_11	
R94272 (0x17040)	DSP1_YM_SRAM_IBUS_SETUP_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_YM_SRAM_IBUS_E_EXT_N_1	DSP1_YM_SRAM_IBUS_O_EXT_N_1	
R94276 (0x17044)	DSP1_YM_SRAM_IBUS_SETUP_2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_YM_SRAM_IBUS_E_EXT_N_2	DSP1_YM_SRAM_IBUS_O_EXT_N_2	
R94280 (0x17048)	DSP1_YM_SRAM_IBUS_SETUP_3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_YM_SRAM_IBUS_E_EXT_N_3	DSP1_YM_SRAM_IBUS_O_EXT_N_3	
R94284 (0x1704C)	DSP1_YM_SRAM_IBUS_SETUP_4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_YM_SRAM_IBUS_E_EXT_N_4	DSP1_YM_SRAM_IBUS_O_EXT_N_4	
R94288 (0x17050)	DSP1_YM_SRAM_IBUS_SETUP_5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_YM_SRAM_IBUS_E_EXT_N_5	DSP1_YM_SRAM_IBUS_O_EXT_N_5	

Table 6-1. Register Map Definition

Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R94292 (0x17054)	DSP1_YM_SRAM_IBUS_SETUP_6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_YM_SRAM_IBUS_E_EXT_N_6	DSP1_YM_SRAM_IBUS_O_EXT_N_6	
R94300 (0x1705C)	DSP1_PM_SRAM_IBUS_SETUP_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_PM_SRAM_IBUS_E_EXT_N_1	DSP1_PM_SRAM_IBUS_O_EXT_N_1	
R94304 (0x17060)	DSP1_PM_SRAM_IBUS_SETUP_2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_PM_SRAM_IBUS_E_EXT_N_2	DSP1_PM_SRAM_IBUS_O_EXT_N_2	
R94308 (0x17064)	DSP1_PM_SRAM_IBUS_SETUP_3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_PM_SRAM_IBUS_E_EXT_N_3	DSP1_PM_SRAM_IBUS_O_EXT_N_3	
R94312 (0x17068)	DSP1_PM_SRAM_IBUS_SETUP_4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_PM_SRAM_IBUS_E_EXT_N_4	DSP1_PM_SRAM_IBUS_O_EXT_N_4	
R94316 (0x1706C)	DSP1_PM_SRAM_IBUS_SETUP_5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_PM_SRAM_IBUS_E_EXT_N_5	DSP1_PM_SRAM_IBUS_O_EXT_N_5	
R95584 (0x17560)	FLL_DSP_CTRL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000003
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	FLL2_DSPCLK_SEL	FLL1_DSPCLK_SEL	
R95616 (0x17580)	CIF_PAD_CTRL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000111
		0	0	0	0	0	0	0	SPI_I2C_MST_SEL	0	0	0	1	0	0	0	1	
R98308 (0x18004)	IRQ1_STATUS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	IRQ1_STS	
R98320 (0x18010)	IRQ1_EINT_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	OUT1L_SC_EINT1	0	0x00000000
		0	0	0	DSPCLK_ERR_EINT1	ASYNCCLK_ERR_EINT1	SYSCLK_ERR_EINT1	0	SYSCLK_FAIL_EINT1	0	0	0	MICB_SC_EINT1	0	0	0	0	
R98324 (0x18014)	IRQ1_EINT_2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	BOOT_DONE_EINT1	0	0	0	
R98328 (0x18018)	IRQ1_EINT_3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	OUT1L_DISABLE_DONE_EINT1	0	0	0	0	0	0	0	OUT1L_ENABLE_DONE_EINT1	0	
R98336 (0x18020)	IRQ1_EINT_5	0	0	0	0	0	0	0	0	0	0	INPUTS_SIG_DET_FALL_EINT1	INPUTS_SIG_DET_RISE_EINT1	DRC2_SIG_DET_FALL_EINT1	DRC2_SIG_DET_RISE_EINT1	DRC1_SIG_DET_FALL_EINT1	DRC1_SIG_DET_RISE_EINT1	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R98340 (0x18024)	IRQ1_EINT_6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	FLL2_REF_LOST_EINT1	FLL1_REF_LOST_EINT1	0	0	0	0	FLL2_LOCK_FALL_EINT1	FLL2_LOCK_RISE_EINT1	FLL1_LOCK_FALL_EINT1	FLL1_LOCK_RISE_EINT1	
R98344 (0x18028)	IRQ1_EINT_7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	DSP1_MPU_ERR_EINT1	DSP1_WDT_EXPIRE_EINT1	DSP1_IHB_ERR_EINT1	DSP1_AHB_SYS_ERR_EINT1	DSP1_AHB_PACK_ERR_EINT1	DSP1_NMI_ERR_EINT1	
R98352 (0x18030)	IRQ1_EINT_9	MCU_HWERR_IRQ_OUT_EINT1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	DSP1_IRQ3_EINT1	DSP1_IRQ2_EINT1	DSP1_IRQ1_EINT1	DSP1_IRQ0_EINT1	
R98356 (0x18034)	IRQ1_EINT_10	0	0	0	0	0	0	0	0	0	0	LSRC2_LOCK_FALL_EINT1	LSRC2_LOCK_RISE_EINT1	ASRC1_IN2_LOCK_FALL_EINT1	ASRC1_IN2_LOCK_RISE_EINT1	ASRC1_IN1_LOCK_FALL_EINT1	ASRC1_IN1_LOCK_RISE_EINT1	0x00000000
		0	0	LSRC3_LOCK_FALL_EINT1	LSRC3_LOCK_RISE_EINT1	0	0	0	0	0	0	0	0	0	0	0	0	

Table 6-1. Register Map Definition

Register	Name	31 / 15	30 / 14	29 / 13	28 / 12	27 / 11	26 / 10	25 / 9	24 / 8	23 / 7	22 / 6	21 / 5	20 / 4	19 / 3	18 / 2	17 / 1	16 / 0	Default
R98360 (0x18038)	IRQ1_EINT_11	GPIO8_FALL_EINT1	GPIO8_RISE_EINT1	GPIO7_FALL_EINT1	GPIO7_RISE_EINT1	GPIO6_FALL_EINT1	GPIO6_RISE_EINT1	GPIO5_FALL_EINT1	GPIO5_RISE_EINT1	GPIO4_FALL_EINT1	GPIO4_RISE_EINT1	GPIO3_FALL_EINT1	GPIO3_RISE_EINT1	GPIO2_FALL_EINT1	GPIO2_RISE_EINT1	GPIO1_FALL_EINT1	GPIO1_RISE_EINT1	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R98364 (0x1803C)	IRQ1_EINT_12	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	EVENT1_FULL_EINT1	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R98368 (0x18040)	IRQ1_EINT_13	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	DSP1_TRB_STACK_ERR_EINT1	0	DSP1_MIPS_PROF1_DONE_EINT1	DSP1_MIPS_PROF0_DONE_EINT1	
R98376 (0x18048)	IRQ1_EINT_15	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	I2C2_BLOCK_EINT1	I2C2_DONE_EINT1	0	0	0	0	0	0	0	0	SPI2_STALLING_EINT1	SPI2_BLOCK_EINT1	0	SPI2_DONE_EINT1	
R98384 (0x18050)	IRQ1_EINT_17	0	0	0	0	0	0	0	0	0	0	0	0	0	0	TIMER2_EINT1	TIMER1_EINT1	0x00000000
		GPIO12_FALL_EINT1	GPIO12_RISE_EINT1	GPIO11_FALL_EINT1	GPIO11_RISE_EINT1	GPIO10_FALL_EINT1	GPIO10_RISE_EINT1	GPIO9_FALL_EINT1	GPIO9_RISE_EINT1	0	0	0	0	0	0	0	0	
R98388 (0x18054)	IRQ1_EINT_18	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	TIMER_ALM1_CH4_EINT1	TIMER_ALM1_CH3_EINT1	TIMER_ALM1_CH2_EINT1	TIMER_ALM1_CH1_EINT1	
R98448 (0x18090)	IRQ1_STS_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	OUT1L_SC_STS1	0	0x00000000
		0	0	0	DSPCLK_ERR_STS1	ASYNCCLK_ERR_STS1	SYSCLK_ERR_STS1	0	0	0	0	0	0	0	0	0	0	
R98456 (0x18098)	IRQ1_STS_3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	OUT1L_DISABLE_DONE_STS1	0	0	0	0	0	0	0	OUT1L_ENABLE_DONE_STS1	0	
R98464 (0x180A0)	IRQ1_STS_5	0	0	0	0	0	0	0	0	0	0	0	INPUTS_SIG_DET_STS1	0	DRC2_SIG_DET_STS1	0	DRC1_SIG_DET_STS1	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R98468 (0x180A4)	IRQ1_STS_6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	FLL2_REF_LOST_STS1	FLL1_REF_LOST_STS1	0	0	0	0	0	FLL2_LOCK_STS1	0	FLL1_LOCK_STS1	
R98472 (0x180A8)	IRQ1_STS_7	0	0	0	0	0	0	0	0	0	0	0	DSP1_WDT_EXPIRE_STS1	0	DSP1_AHB_SYS_ERR_STS1	DSP1_AHB_PACK_ERR_STS1	DSP1_NMI_ERR_STS1	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R98480 (0x180B0)	IRQ1_STS_9	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	DSP1_IRQ3_STS1	DSP1_IRQ2_STS1	DSP1_IRQ1_STS1	DSP1_IRQ0_STS1	
R98484 (0x180B4)	IRQ1_STS_10	0	0	0	0	0	0	0	0	0	0	0	LSRC2_LOCK_STS1	0	ASRC1_IN2_LOCK_STS1	0	ASRC1_IN1_LOCK_STS1	0x00000000
		0	0	0	LSRC3_LOCK_STS1	0	0	0	0	0	0	0	0	0	0	0	0	
R98488 (0x180B8)	IRQ1_STS_11	0	GPIO8_STS1	0	GPIO7_STS1	0	GPIO6_STS1	0	GPIO5_STS1	0	GPIO4_STS1	0	GPIO3_STS1	0	GPIO2_STS1	0	GPIO1_STS1	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R98492 (0x180BC)	IRQ1_STS_12	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	EVENT1_FULL_STS1	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R98512 (0x180D0)	IRQ1_STS_17	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	GPIO12_STS1	0	GPIO11_STS1	0	GPIO10_STS1	0	GPIO9_STS1	0	0	0	0	0	0	0	0	
R98576 (0x18110)	IRQ1_MASK_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	OUT1L_SC_MASK1	0	0x00021F10
		0	0	0	DSPCLK_ERR_MASK1	ASYNCCLK_ERR_MASK1	SYSCLK_ERR_MASK1	1	SYSCLK_FAIL_MASK1	0	0	0	MICB_SC_MASK1	0	0	0	0	
R98580 (0x18114)	IRQ1_MASK_2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000004
		0	0	0	0	0	0	0	0	0	0	0	0	BOOT_DONE_MASK1	1	0	0	
R98584 (0x18118)	IRQ1_MASK_3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000202
		0	0	0	0	0	0	OUT1L_DISABLE_DONE_MASK1	0	0	0	0	0	0	0	OUT1L_ENABLE_DONE_MASK1	0	

Table 6-1. Register Map Definition

Register	Name	31 / 15	30 / 14	29 / 13	28 / 12	27 / 11	26 / 10	25 / 9	24 / 8	23 / 7	22 / 6	21 / 5	20 / 4	19 / 3	18 / 2	17 / 1	16 / 0	Default
R98592 (0x18120)	IRQ1_MASK_5	0	0	0	0	0	0	0	0	0	0	INPUTS_SIG_DET_FALL_MASK1	INPUTS_SIG_DET_RISE_MASK1	DRC2_SIG_DET_FALL_MASK1	DRC2_SIG_DET_RISE_MASK1	DRC1_SIG_DET_FALL_MASK1	DRC1_SIG_DET_RISE_MASK1	0x003F0000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R98596 (0x18124)	IRQ1_MASK_6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000030F
		0	0	0	0	0	0	FLL2_REF_LOST_MASK1	FLL1_REF_LOST_MASK1	0	0	0	0	FLL2_LOCK_FALL_MASK1	FLL2_LOCK_RISE_MASK1	FLL1_LOCK_FALL_MASK1	FLL1_LOCK_RISE_MASK1	
R98600 (0x18128)	IRQ1_MASK_7	0	0	0	0	0	0	0	0	0	0	DSP1_MPU_ERR_MASK1	DSP1_WDT_EXPIRE_MASK1	DSP1_IHB_ERR_MASK1	DSP1_AHB_SYS_ERR_MASK1	DSP1_AHB_PACK_ERR_MASK1	DSP1_NMI_ERR_MASK1	0x003F0000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R98608 (0x18130)	IRQ1_MASK_9	MCU_HWERR_IRQ_OUT_MASK1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0xFF00000F
		0	0	0	0	0	0	0	0	0	0	0	0	DSP1_IRQ3_MASK1	DSP1_IRQ2_MASK1	DSP1_IRQ1_MASK1	DSP1_IRQ0_MASK1	
R98612 (0x18134)	IRQ1_MASK_10	0	0	0	0	0	0	0	1	0	0	LSRC2_LOCK_FALL_MASK1	LSRC2_LOCK_RISE_MASK1	ASRC1_IN2_LOCK_FALL_MASK1	ASRC1_IN2_LOCK_RISE_MASK1	ASRC1_IN1_LOCK_FALL_MASK1	ASRC1_IN1_LOCK_RISE_MASK1	0x013F3000
		0	0	LSRC3_LOCK_FALL_MASK1	LSRC3_LOCK_RISE_MASK1	0	0	0	0	0	0	0	0	0	0	0	0	
R98616 (0x18138)	IRQ1_MASK_11	GPIO8_FALL_MASK1	GPIO8_RISE_MASK1	GPIO7_FALL_MASK1	GPIO7_RISE_MASK1	GPIO6_FALL_MASK1	GPIO6_RISE_MASK1	GPIO5_FALL_MASK1	GPIO5_RISE_MASK1	GPIO4_FALL_MASK1	GPIO4_RISE_MASK1	GPIO3_FALL_MASK1	GPIO3_RISE_MASK1	GPIO2_FALL_MASK1	GPIO2_RISE_MASK1	GPIO1_FALL_MASK1	GPIO1_RISE_MASK1	0xFFFF0000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R98620 (0x1813C)	IRQ1_MASK_12	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	EVENT1_FULL_MASK1	0x00010000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R98624 (0x18140)	IRQ1_MASK_13	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000000B
		0	0	0	0	0	0	0	0	0	0	0	0	DSP1_TRB_STACK_ERR_MASK1	0	DSP1_MIPS_PROF1_DONE_MASK1	DSP1_MIPS_PROF0_DONE_MASK1	
R98632 (0x18148)	IRQ1_MASK_15	0	1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	0x6700300F
		0	0	I2C2_BLOCK_MASK1	I2C2_DONE_MASK1	0	0	0	0	0	0	0	0	SPI2_STALLING_MASK1	SPI2_BLOCK_MASK1	1	SPI2_DONE_MASK1	
R98640 (0x18150)	IRQ1_MASK_17	0	0	0	0	0	0	0	0	0	0	0	0	0	0	TIMER2_MASK1	TIMER1_MASK1	0x0003FF00
		GPIO12_FALL_MASK1	GPIO12_RISE_MASK1	GPIO11_FALL_MASK1	GPIO11_RISE_MASK1	GPIO10_FALL_MASK1	GPIO10_RISE_MASK1	GPIO9_FALL_MASK1	GPIO9_RISE_MASK1	0	0	0	0	0	0	0	0	
R98644 (0x18154)	IRQ1_MASK_18	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000000F
		0	0	0	0	0	0	0	0	0	0	0	0	TIMER_ALM1_CH4_MASK1	TIMER_ALM1_CH3_MASK1	TIMER_ALM1_CH2_MASK1	TIMER_ALM1_CH1_MASK1	
R98872 (0x18238)	IRQ1_EDGE_11	GPIO8_FALL_EDGE1	GPIO8_RISE_EDGE1	GPIO7_FALL_EDGE1	GPIO7_RISE_EDGE1	GPIO6_FALL_EDGE1	GPIO6_RISE_EDGE1	GPIO5_FALL_EDGE1	GPIO5_RISE_EDGE1	GPIO4_FALL_EDGE1	GPIO4_RISE_EDGE1	GPIO3_FALL_EDGE1	GPIO3_RISE_EDGE1	GPIO2_FALL_EDGE1	GPIO2_RISE_EDGE1	GPIO1_FALL_EDGE1	GPIO1_RISE_EDGE1	0xFFFF0000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R98896 (0x18250)	IRQ1_EDGE_17	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000FF00
		GPIO12_FALL_EDGE1	GPIO12_RISE_EDGE1	GPIO11_FALL_EDGE1	GPIO11_RISE_EDGE1	GPIO10_FALL_EDGE1	GPIO10_RISE_EDGE1	GPIO9_FALL_EDGE1	GPIO9_RISE_EDGE1	0	0	0	0	0	0	0	0	
R102400 (0x19000)	SW_TRIGGER_MSTR1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	MSTR1_TRIG0	
R1048576 (0x100000)	I2C2_CONFIG1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	I2C2_SCL_FREQ_SEL [2:0]			
R1048580 (0x100004)	I2C2_CONFIG2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	I2C2_SLV_ADDR [9:0]										I2C2_ADDR_MODE	
R1048584 (0x100008)	I2C2_CONFIG3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000004
		0	0	0	0	0	0	0	0	0	0	0	0	I2C2_NACK_RESPONSE	I2C2_SCL_MON_EN	I2C2_RPT_START	I2C2_START_BYTE_EN	
R1048588 (0x10000C)	I2C2_CONFIG4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	I2C2_ARBIT_RETRY_COUNT [9:0]										I2C2_ARBIT_RETRY	
R1048592 (0x100010)	I2C2_CONFIG5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000000D
		0	0	0	0	0	0	0	0	0	0	0	I2C2_WDT_DUR [3:0]				I2C2_WDT_EN	

Table 6-1. Register Map Definition

Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R1048704 (0x100080)	I2C2_STATUS1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	I2C2_WDT_TIMEOUT_STS	I2C2_ARBIT_LOST_STS	I2C2_NACK_STS	
R1048832 (0x100100)	I2C2_CONTROL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	I2C2_START	
R1048836 (0x100104)	I2C2_CONTROL2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	I2C2_BUF_RESET	0	0	0	0	0	0	0	I2C2_ABORT	
R1048840 (0x100108)	I2C2_CONFIG6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	I2C2_WORD_SIZE [1:0]		0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	I2C2_READ_WRITE_SEL	
R1048844 (0x10010C)	I2C2_CONFIG7	0	0	0	0	0	0	0	0	0	0	0	I2C2_TX_LENGTH [20:16]					0x00000000
		I2C2_TX_LENGTH [15:0]																
R1048848 (0x100110)	I2C2_CONFIG8	0	0	0	0	0	0	0	0	0	0	0	I2C2_RX_LENGTH [20:16]					0x00000000
		I2C2_RX_LENGTH [15:0]																
R1048852 (0x100114)	I2C2_CONFIG9	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000010
		0	0	0	0	0	0	0	0	I2C2_TX_BLOCK_LEN [7:0]								
R1048856 (0x100118)	I2C2_CONFIG10	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000010
		0	0	0	0	0	0	0	0	I2C2_RX_BLOCK_LEN [7:0]								
R1048860 (0x10011C)	I2C2_CONTROL3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	I2C2_RX_DONE	0	0	I2C2_TX_DONE	
R1049088 (0x100200)	I2C2_STATUS2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	I2C2_BUSY_STS	0	0	0	0	I2C2_RX_REQUEST	0	0	I2C2_TX_REQUEST	
R1049092 (0x100204)	I2C2_STATUS3	0	0	0	0	0	0	0	0	0	0	0	I2C2_BYTE_COUNT [20:16]					0x00000000
		I2C2_BYTE_COUNT [15:0]																
R1049096 (0x100208)	I2C2_STATUS4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	I2C2_REFCLK_LOW	0x00000000
		I2C2_REFCLK_FREQ_STS [15:0]																
R1049104 (0x100210)	I2C2_TX1	I2C2_TX_BYTE4 [7:0]								I2C2_TX_BYTE3 [7:0]								0x00000000
		I2C2_TX_BYTE2 [7:0]								I2C2_TX_BYTE1 [7:0]								
R1049108 (0x100214)	I2C2_RX1	I2C2_RX_BYTE4 [7:0]								I2C2_RX_BYTE3 [7:0]								0x00000000
		I2C2_RX_BYTE2 [7:0]								I2C2_RX_BYTE1 [7:0]								
R1067008 (0x104800)	SPI2_SPI_CLK_CONFIG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	SPI2_SCLK_FREQ_SEL [5:0]					
R1067020 (0x10480C)	SPI2_SPI_CLK_STATUS1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		SPI2_SCLK_FREQ_STS [15:0]																
R1067024 (0x104810)	SPI2_SPI_CONFIG1	0	0	0	0	SPI2_SS_IDLE_DUR [3:0]				0	0	0	0	SPI2_SS_DELAY_DUR [3:0]				0x00000000
		0	0	0	0	0	0	0	SPI2_3WIRE	0	SPI2_DPHA	SPI2_CPHA	SPI2_CPOL	0	SPI2_SS_SEL [2:0]			
R1067028 (0x104814)	SPI2_SPI_CONFIG2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SPI2_SS_FRC	
R1067044 (0x104824)	SPI2_SPI_CONFIG3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SPI2_STALL_EN	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R1067056 (0x104830)	SPI2_SPI_CONFIG7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SPI2_DMA_EN	
R1067264 (0x104900)	SPI2_SPI_STATUS1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	SPI2_DMA_BLOCK_DONE_STS	SPI2_DMA_ERR_STS	SPI2_ABORT_STS	SPI2_DONE_STS	
R1067520 (0x104A00)	SPI2_CONFIG1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SPI2_START	
R1067524 (0x104A04)	SPI2_CONFIG2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SPI2_ABORT	
R1067528 (0x104A08)	SPI2_CONFIG3	0	0	0	0	0	0	0	0	0	0	0	0	0	SPI2_WORD_SIZE [2:0]			0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	SPI2_CMD [1:0]		
R1067532 (0x104A0C)	SPI2_CONFIG4	0	0	0	0	0	0	0	0	0	0	0	SPI2_TX_LENGTH [21:16]					0x00000000
		SPI2_TX_LENGTH [15:0]																
R1067552 (0x104A20)	SPI2_CONFIG5	0	0	0	0	0	0	0	0	0	0	0	SPI2_RX_LENGTH [21:16]					0x00000000
		SPI2_RX_LENGTH [15:0]																
R1067556 (0x104A24)	SPI2_CONFIG6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	SPI2_TX_BLOCK_LENGTH [5:0]						
R1067560 (0x104A28)	SPI2_CONFIG7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	SPI2_RX_BLOCK_LENGTH [5:0]						

Table 6-1. Register Map Definition

Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R1067564 (0x104A2C)	SPI2_CONFIG8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	SPI2_RX_DONE	0	0	0	SPI2_TX_DONE	
R1067568 (0x104A30)	SPI2_DMA_CONFIG1	0	0	0	0	0	0	0	SPI2_DMA_PREAMBLE_EN	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	SPI2_DMA_PREAMBLE_LENGTH [5:0]						
R1067776 (0x104B00)	SPI2_STATUS1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000001
		0	0	0	0	0	0	0	SPI2_BUSY_STS	0	0	0	SPI2_RX_REQUEST	0	0	0	SPI2_TX_REQUEST	
R1067780 (0x104B04)	SPI2_STATUS2	0	0	0	0	0	0	0	0	0	0	SPI2_TX_BYTE_COUNT [21:16]						0x00000000
		SPI2_TX_BYTE_COUNT [15:0]																
R1067784 (0x104B08)	SPI2_STATUS3	0	0	0	0	0	0	0	0	0	0	SPI2_RX_BYTE_COUNT [21:16]						0x00000000
		SPI2_RX_BYTE_COUNT [15:0]																
R1067792 (0x104B10)	SPI2_TX_DMA_START_ADDR	0	0	0	0	0	SPI2_TX_DMA_START_ADDR [26:16]										0x00000000
		SPI2_TX_DMA_START_ADDR [15:0]																
R1067796 (0x104B14)	SPI2_TX_DMA_ADDR	0	0	0	0	0	SPI2_TX_DMA_ADDR [26:16]										0x00000000
		SPI2_TX_DMA_ADDR [15:0]																
R1067804 (0x104B1C)	SPI2_RX_DMA_START_ADDR	0	0	0	0	0	SPI2_RX_DMA_START_ADDR [26:16]										0x00000000
		SPI2_RX_DMA_START_ADDR [15:0]																
R1067808 (0x104B20)	SPI2_RX_DMA_ADDR	0	0	0	0	0	SPI2_RX_DMA_ADDR [26:16]										0x00000000
		SPI2_RX_DMA_ADDR [15:0]																
R1067820 (0x104B2C)	SPI2_TX_DMA_BLOCK_LEN	0	0	0	0	0	0	0	0	0	0	SPI2_TX_DMA_BLOCK_LEN [21:16]						0x00000000
		SPI2_TX_DMA_BLOCK_LEN [15:0]																
R1067824 (0x104B30)	SPI2_TX_DMA_BUF_BLOCK_NUM	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	SPI2_TX_DMA_BUF_BLOCK_NUM [7:0]								
R1067828 (0x104B34)	SPI2_TX_DMA_BUF_BLOCK_CUR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	SPI2_TX_DMA_BUF_BLOCK_CUR [7:0]								
R1067832 (0x104B38)	SPI2_RX_DMA_BLOCK_LEN	0	0	0	0	0	0	0	0	0	0	SPI2_RX_DMA_BLOCK_LEN [21:16]						0x00000000
		SPI2_RX_DMA_BLOCK_LEN [15:0]																
R1067836 (0x104B3C)	SPI2_RX_DMA_BUF_BLOCK_NUM	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	SPI2_RX_DMA_BUF_BLOCK_NUM [7:0]								
R1067840 (0x104B40)	SPI2_RX_DMA_BUF_BLOCK_CUR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	SPI2_RX_DMA_BUF_BLOCK_CUR [7:0]								
R1068032 (0x104C00)	SPI2_TX_DATA	SPI2_TX_DATA [31:16]																0x00000000
		SPI2_TX_DATA [15:0]																
R1068544 (0x104E00)	SPI2_RX_DATA	SPI2_RX_DATA [31:16]																0x00000000
		SPI2_RX_DATA [15:0]																
R1130496 (0x114000)	ALM1_TIMER	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ALM1_TIMER_SRC	
R1130528 (0x114020)	ALM1_CONFIG1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	ALM1_CH1_CONT	0	0	ALM1_CH1_TRIG_MODE [1:0]		
R1130532 (0x114024)	ALM1_CTRL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		ALM1_CH1_UPD	0	0	0	0	0	0	0	0	0	0	ALM1_CH1_STOP	0	0	0	ALM1_CH1_START	
R1130536 (0x114028)	ALM1_TRIG_VAL1	ALM1_CH1_TRIG_VAL [31:16]																0x00000000
		ALM1_CH1_TRIG_VAL [15:0]																
R1130540 (0x11402C)	ALM1_PULSE_DUR1	ALM1_CH1_PULSE_DUR [31:16]																0x00000000
		ALM1_CH1_PULSE_DUR [15:0]																
R1130544 (0x114030)	ALM1_STATUS1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ALM1_CH1_STS	
R1130560 (0x114040)	ALM1_CONFIG2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	ALM1_CH2_CONT	0	0	ALM1_CH2_TRIG_MODE [1:0]		
R1130564 (0x114044)	ALM1_CTRL2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		ALM1_CH2_UPD	0	0	0	0	0	0	0	0	0	0	ALM1_CH2_STOP	0	0	0	ALM1_CH2_START	
R1130568 (0x114048)	ALM1_TRIG_VAL2	ALM1_CH2_TRIG_VAL [31:16]																0x00000000
		ALM1_CH2_TRIG_VAL [15:0]																
R1130572 (0x11404C)	ALM1_PULSE_DUR2	ALM1_CH2_PULSE_DUR [31:16]																0x00000000
		ALM1_CH2_PULSE_DUR [15:0]																
R1130576 (0x114050)	ALM1_STATUS2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ALM1_CH2_STS	
R1130592 (0x114060)	ALM1_CONFIG3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	ALM1_CH3_CONT	0	0	ALM1_CH3_TRIG_MODE [1:0]		

Table 6-1. Register Map Definition

Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R1130596 (0x114064)	ALM1_CTRL3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		ALM1 CH3_UPD	0	0	0	0	0	0	0	0	0	0	ALM1_ CH3_ STOP	0	0	0	ALM1_ CH3_ START	
R1130600 (0x114068)	ALM1_TRIG_VAL3							ALM1_CH3_TRIG_VAL [31:16]										0x00000000
								ALM1_CH3_TRIG_VAL [15:0]										
R1130604 (0x11406C)	ALM1_PULSE_DUR3							ALM1_CH3_PULSE_DUR [31:16]										0x00000000
								ALM1_CH3_PULSE_DUR [15:0]										
R1130608 (0x114070)	ALM1_STATUS3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ALM1 CH3_STS	
R1130624 (0x114080)	ALM1_CONFIG4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	ALM1_ CH4_ CONT	0	0	ALM1_CH4_TRIG_ MODE [1:0]		
R1130628 (0x114084)	ALM1_CTRL4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		ALM1 CH4_UPD	0	0	0	0	0	0	0	0	0	0	ALM1_ CH4_ STOP	0	0	0	ALM1_ CH4_ START	
R1130632 (0x114088)	ALM1_TRIG_VAL4							ALM1_CH4_TRIG_VAL [31:16]										0x00000000
								ALM1_CH4_TRIG_VAL [15:0]										
R1130636 (0x11408C)	ALM1_PULSE_DUR4							ALM1_CH4_PULSE_DUR [31:16]										0x00000000
								ALM1_CH4_PULSE_DUR [15:0]										
R1130640 (0x114090)	ALM1_STATUS4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ALM1 CH4_STS	
R1146880 (0x118000)	TIMER1_CONTROL	0	0	0	0	0	0	0	0	0	0	TIMER1_ CONT	TIMER1_ DIR	0	TIMER1_PRESCALE [2:0]			0x00000000
		0	TIMER1_REFCLK_DIV [2:0]			0	TIMER1_REFCLK_FREQ_SEL [2:0]			0	0	0	0	TIMER1_REFCLK_SRC [3:0]				
R1146884 (0x118004)	TIMER1_COUNT_ PRESET							TIMER1_MAX_COUNT [31:16]										0x00000000
								TIMER1_MAX_COUNT [15:0]										
R1146892 (0x11800C)	TIMER1_START_AND_ STOP	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	TIMER1_ STOP	0	0	0	TIMER1_ START	
R1146896 (0x118010)	TIMER1_STATUS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	TIMER1_ RUNNING _STS	
R1146900 (0x118014)	TIMER1_COUNT_ READBACK							TIMER1_CUR_COUNT [31:16]										0x00000000
								TIMER1_CUR_COUNT [15:0]										
R1146904 (0x118018)	TIMER1_DSP_CLOCK_ CONFIG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
								TIMER1_DSPCLK_FREQ_SEL [15:0]										
R1146908 (0x11801C)	TIMER1_DSP_CLOCK_ STATUS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
								TIMER1_DSPCLK_FREQ_STS [15:0]										
R1147136 (0x118100)	TIMER2_CONTROL	0	0	0	0	0	0	0	0	0	0	TIMER2_ CONT	TIMER2_ DIR	0	TIMER2_PRESCALE [2:0]			0x00000000
		0	TIMER2_REFCLK_DIV [2:0]			0	TIMER2_REFCLK_FREQ_SEL [2:0]			0	0	0	0	TIMER2_REFCLK_SRC [3:0]				
R1147140 (0x118104)	TIMER2_COUNT_ PRESET							TIMER2_MAX_COUNT [31:16]										0x00000000
								TIMER2_MAX_COUNT [15:0]										
R1147148 (0x11810C)	TIMER2_START_AND_ STOP	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	TIMER2_ STOP	0	0	0	TIMER2_ START	
R1147152 (0x118110)	TIMER2_STATUS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	TIMER2_ RUNNING _STS	
R1147156 (0x118114)	TIMER2_COUNT_ READBACK							TIMER2_CUR_COUNT [31:16]										0x00000000
								TIMER2_CUR_COUNT [15:0]										
R1147160 (0x118118)	TIMER2_DSP_CLOCK_ CONFIG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
								TIMER2_DSPCLK_FREQ_SEL [15:0]										
R1147164 (0x11811C)	TIMER2_DSP_CLOCK_ STATUS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
								TIMER2_DSPCLK_FREQ_STS [15:0]										
R1167360 (0x11D000)	DSPGP_STATUS1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	DSPGP12 _STS	DSPGP11 _STS	DSPGP10 _STS	DSPGP9 STS	DSPGP8 STS	DSPGP7 STS	DSPGP6 STS	DSPGP5 STS	DSPGP4 STS	DSPGP3 STS	DSPGP2 STS	DSPGP1_ STS	
R1167424 (0x11D040)	DSPGP_SET1_MASK1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000FFF
		0	0	0	0	DSPGP12 SET1_ MASK	DSPGP11 SET1_ MASK	DSPGP10 SET1_ MASK	DSPGP9 SET1 MASK	DSPGP8 SET1 MASK	DSPGP7 SET1 MASK	DSPGP6 SET1 MASK	DSPGP5 SET1 MASK	DSPGP4 SET1 MASK	DSPGP3 SET1 MASK	DSPGP2 SET1 MASK	DSPGP1 SET1 MASK	
R1167440 (0x11D050)	DSPGP_SET1_ DIRECTION1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000FFF
		0	0	0	0	DSPGP12 SET1_ DIR	DSPGP11 _SET1_ DIR	DSPGP10 _SET1_ DIR	DSPGP9 SET1_DIR	DSPGP8 SET1_DIR	DSPGP7 SET1_DIR	DSPGP6 SET1_DIR	DSPGP5 SET1_DIR	DSPGP4 SET1_DIR	DSPGP3 SET1_DIR	DSPGP2 SET1_DIR	DSPGP1 SET1_DIR	
R1167456 (0x11D060)	DSPGP_SET1_LEVEL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	DSPGP12 _SET1_ LVL	DSPGP11 _SET1_ LVL	DSPGP10 _SET1_ LVL	DSPGP9 SET1_LVL	DSPGP8 SET1_LVL	DSPGP7 SET1_LVL	DSPGP6 SET1_LVL	DSPGP5 SET1_LVL	DSPGP4 SET1_LVL	DSPGP3 SET1_LVL	DSPGP2 SET1_LVL	DSPGP1 SET1_LVL	

Table 6-1. Register Map Definition

Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R1167488 (0x11D080)	DSPGP_SET2_MASK1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000FFF
		0	0	0	0	DSPGP12_SET2_MASK	DSPGP11_SET2_MASK	DSPGP10_SET2_MASK	DSPGP9_SET2_MASK	DSPGP8_SET2_MASK	DSPGP7_SET2_MASK	DSPGP6_SET2_MASK	DSPGP5_SET2_MASK	DSPGP4_SET2_MASK	DSPGP3_SET2_MASK	DSPGP2_SET2_MASK	DSPGP1_SET2_MASK	
R1167504 (0x11D090)	DSPGP_SET2_DIRECTION1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000FFF
		0	0	0	0	DSPGP12_SET2_DIR	DSPGP11_SET2_DIR	DSPGP10_SET2_DIR	DSPGP9_SET2_DIR	DSPGP8_SET2_DIR	DSPGP7_SET2_DIR	DSPGP6_SET2_DIR	DSPGP5_SET2_DIR	DSPGP4_SET2_DIR	DSPGP3_SET2_DIR	DSPGP2_SET2_DIR	DSPGP1_SET2_DIR	
R1167520 (0x11D0A0)	DSPGP_SET2_LEVEL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	DSPGP12_SET2_LVL	DSPGP11_SET2_LVL	DSPGP10_SET2_LVL	DSPGP9_SET2_LVL	DSPGP8_SET2_LVL	DSPGP7_SET2_LVL	DSPGP6_SET2_LVL	DSPGP5_SET2_LVL	DSPGP4_SET2_LVL	DSPGP3_SET2_LVL	DSPGP2_SET2_LVL	DSPGP1_SET2_LVL	
R1167552 (0x11D0C0)	DSPGP_SET3_MASK1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000FFF
		0	0	0	0	DSPGP12_SET3_MASK	DSPGP11_SET3_MASK	DSPGP10_SET3_MASK	DSPGP9_SET3_MASK	DSPGP8_SET3_MASK	DSPGP7_SET3_MASK	DSPGP6_SET3_MASK	DSPGP5_SET3_MASK	DSPGP4_SET3_MASK	DSPGP3_SET3_MASK	DSPGP2_SET3_MASK	DSPGP1_SET3_MASK	
R1167568 (0x11D0D0)	DSPGP_SET3_DIRECTION1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000FFF
		0	0	0	0	DSPGP12_SET3_DIR	DSPGP11_SET3_DIR	DSPGP10_SET3_DIR	DSPGP9_SET3_DIR	DSPGP8_SET3_DIR	DSPGP7_SET3_DIR	DSPGP6_SET3_DIR	DSPGP5_SET3_DIR	DSPGP4_SET3_DIR	DSPGP3_SET3_DIR	DSPGP2_SET3_DIR	DSPGP1_SET3_DIR	
R1167584 (0x11D0E0)	DSPGP_SET3_LEVEL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	DSPGP12_SET3_LVL	DSPGP11_SET3_LVL	DSPGP10_SET3_LVL	DSPGP9_SET3_LVL	DSPGP8_SET3_LVL	DSPGP7_SET3_LVL	DSPGP6_SET3_LVL	DSPGP5_SET3_LVL	DSPGP4_SET3_LVL	DSPGP3_SET3_LVL	DSPGP2_SET3_LVL	DSPGP1_SET3_LVL	
R1167616 (0x11D100)	DSPGP_SET4_MASK1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000FFF
		0	0	0	0	DSPGP12_SET4_MASK	DSPGP11_SET4_MASK	DSPGP10_SET4_MASK	DSPGP9_SET4_MASK	DSPGP8_SET4_MASK	DSPGP7_SET4_MASK	DSPGP6_SET4_MASK	DSPGP5_SET4_MASK	DSPGP4_SET4_MASK	DSPGP3_SET4_MASK	DSPGP2_SET4_MASK	DSPGP1_SET4_MASK	
R1167632 (0x11D110)	DSPGP_SET4_DIRECTION1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000FFF
		0	0	0	0	DSPGP12_SET4_DIR	DSPGP11_SET4_DIR	DSPGP10_SET4_DIR	DSPGP9_SET4_DIR	DSPGP8_SET4_DIR	DSPGP7_SET4_DIR	DSPGP6_SET4_DIR	DSPGP5_SET4_DIR	DSPGP4_SET4_DIR	DSPGP3_SET4_DIR	DSPGP2_SET4_DIR	DSPGP1_SET4_DIR	
R1167648 (0x11D120)	DSPGP_SET4_LEVEL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	DSPGP12_SET4_LVL	DSPGP11_SET4_LVL	DSPGP10_SET4_LVL	DSPGP9_SET4_LVL	DSPGP8_SET4_LVL	DSPGP7_SET4_LVL	DSPGP6_SET4_LVL	DSPGP5_SET4_LVL	DSPGP4_SET4_LVL	DSPGP3_SET4_LVL	DSPGP2_SET4_LVL	DSPGP1_SET4_LVL	
R1167680 (0x11D140)	DSPGP_SET5_MASK1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000FFF
		0	0	0	0	DSPGP12_SET5_MASK	DSPGP11_SET5_MASK	DSPGP10_SET5_MASK	DSPGP9_SET5_MASK	DSPGP8_SET5_MASK	DSPGP7_SET5_MASK	DSPGP6_SET5_MASK	DSPGP5_SET5_MASK	DSPGP4_SET5_MASK	DSPGP3_SET5_MASK	DSPGP2_SET5_MASK	DSPGP1_SET5_MASK	
R1167696 (0x11D150)	DSPGP_SET5_DIRECTION1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000FFF
		0	0	0	0	DSPGP12_SET5_DIR	DSPGP11_SET5_DIR	DSPGP10_SET5_DIR	DSPGP9_SET5_DIR	DSPGP8_SET5_DIR	DSPGP7_SET5_DIR	DSPGP6_SET5_DIR	DSPGP5_SET5_DIR	DSPGP4_SET5_DIR	DSPGP3_SET5_DIR	DSPGP2_SET5_DIR	DSPGP1_SET5_DIR	
R1167712 (0x11D160)	DSPGP_SET5_LEVEL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	DSPGP12_SET5_LVL	DSPGP11_SET5_LVL	DSPGP10_SET5_LVL	DSPGP9_SET5_LVL	DSPGP8_SET5_LVL	DSPGP7_SET5_LVL	DSPGP6_SET5_LVL	DSPGP5_SET5_LVL	DSPGP4_SET5_LVL	DSPGP3_SET5_LVL	DSPGP2_SET5_LVL	DSPGP1_SET5_LVL	
R1167744 (0x11D180)	DSPGP_SET6_MASK1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000FFF
		0	0	0	0	DSPGP12_SET6_MASK	DSPGP11_SET6_MASK	DSPGP10_SET6_MASK	DSPGP9_SET6_MASK	DSPGP8_SET6_MASK	DSPGP7_SET6_MASK	DSPGP6_SET6_MASK	DSPGP5_SET6_MASK	DSPGP4_SET6_MASK	DSPGP3_SET6_MASK	DSPGP2_SET6_MASK	DSPGP1_SET6_MASK	
R1167760 (0x11D190)	DSPGP_SET6_DIRECTION1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000FFF
		0	0	0	0	DSPGP12_SET6_DIR	DSPGP11_SET6_DIR	DSPGP10_SET6_DIR	DSPGP9_SET6_DIR	DSPGP8_SET6_DIR	DSPGP7_SET6_DIR	DSPGP6_SET6_DIR	DSPGP5_SET6_DIR	DSPGP4_SET6_DIR	DSPGP3_SET6_DIR	DSPGP2_SET6_DIR	DSPGP1_SET6_DIR	
R1167776 (0x11D1A0)	DSPGP_SET6_LEVEL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	DSPGP12_SET6_LVL	DSPGP11_SET6_LVL	DSPGP10_SET6_LVL	DSPGP9_SET6_LVL	DSPGP8_SET6_LVL	DSPGP7_SET6_LVL	DSPGP6_SET6_LVL	DSPGP5_SET6_LVL	DSPGP4_SET6_LVL	DSPGP3_SET6_LVL	DSPGP2_SET6_LVL	DSPGP1_SET6_LVL	
R1167808 (0x11D1C0)	DSPGP_SET7_MASK1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000FFF
		0	0	0	0	DSPGP12_SET7_MASK	DSPGP11_SET7_MASK	DSPGP10_SET7_MASK	DSPGP9_SET7_MASK	DSPGP8_SET7_MASK	DSPGP7_SET7_MASK	DSPGP6_SET7_MASK	DSPGP5_SET7_MASK	DSPGP4_SET7_MASK	DSPGP3_SET7_MASK	DSPGP2_SET7_MASK	DSPGP1_SET7_MASK	
R1167824 (0x11D1D0)	DSPGP_SET7_DIRECTION1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000FFF
		0	0	0	0	DSPGP12_SET7_DIR	DSPGP11_SET7_DIR	DSPGP10_SET7_DIR	DSPGP9_SET7_DIR	DSPGP8_SET7_DIR	DSPGP7_SET7_DIR	DSPGP6_SET7_DIR	DSPGP5_SET7_DIR	DSPGP4_SET7_DIR	DSPGP3_SET7_DIR	DSPGP2_SET7_DIR	DSPGP1_SET7_DIR	
R1167840 (0x11D1E0)	DSPGP_SET7_LEVEL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	DSPGP12_SET7_LVL	DSPGP11_SET7_LVL	DSPGP10_SET7_LVL	DSPGP9_SET7_LVL	DSPGP8_SET7_LVL	DSPGP7_SET7_LVL	DSPGP6_SET7_LVL	DSPGP5_SET7_LVL	DSPGP4_SET7_LVL	DSPGP3_SET7_LVL	DSPGP2_SET7_LVL	DSPGP1_SET7_LVL	
R1167872 (0x11D200)	DSPGP_SET8_MASK1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000FFF
		0	0	0	0	DSPGP12_SET8_MASK	DSPGP11_SET8_MASK	DSPGP10_SET8_MASK	DSPGP9_SET8_MASK	DSPGP8_SET8_MASK	DSPGP7_SET8_MASK	DSPGP6_SET8_MASK	DSPGP5_SET8_MASK	DSPGP4_SET8_MASK	DSPGP3_SET8_MASK	DSPGP2_SET8_MASK	DSPGP1_SET8_MASK	
R1167888 (0x11D210)	DSPGP_SET8_DIRECTION1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000FFF
		0	0	0	0	DSPGP12_SET8_DIR	DSPGP11_SET8_DIR	DSPGP10_SET8_DIR	DSPGP9_SET8_DIR	DSPGP8_SET8_DIR	DSPGP7_SET8_DIR	DSPGP6_SET8_DIR	DSPGP5_SET8_DIR	DSPGP4_SET8_DIR	DSPGP3_SET8_DIR	DSPGP2_SET8_DIR	DSPGP1_SET8_DIR	
R1167904 (0x11D220)	DSPGP_SET8_LEVEL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	DSPGP12_SET8_LVL	DSPGP11_SET8_LVL	DSPGP10_SET8_LVL	DSPGP9_SET8_LVL	DSPGP8_SET8_LVL	DSPGP7_SET8_LVL	DSPGP6_SET8_LVL	DSPGP5_SET8_LVL	DSPGP4_SET8_LVL	DSPGP3_SET8_LVL	DSPGP2_SET8_LVL	DSPGP1_SET8_LVL	
R33554432 (0x2000000)	DSP1_XMEM_PACKED_0	DSP1_XM_P_1 [7:0]								DSP1_XM_P_START [23:16]								0x00000000
		DSP1_XM_P_START [15:0]																

Table 6-1. Register Map Definition

Register	Name	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	Default
R33554436 (0x2000004)	DSP1_XMEM_PACKED_1	DSP1_XM_P_2 [15:0]																0x00000000
		DSP1_XM_P_1_23_8 [15:0]																
R33554440 (0x2000008)	DSP1_XMEM_PACKED_2	DSP1_XM_P_3 [23:8]																0x00000000
		DSP1_XM_P_3 [7:0]								DSP1_XM_P_2_23_16 [7:0]								
R33824744 (0x2041FE8)	DSP1_XMEM_PACKED_67578	DSP1_XM_P_45051 [7:0]								DSP1_XM_P_45050 [23:16]								0x00000000
		DSP1_XM_P_45050 [15:0]																
R33824748 (0x2041FEC)	DSP1_XMEM_PACKED_67579	DSP1_XM_P_45052 [15:0]																0x00000000
		DSP1_XM_P_45051_23_8 [15:0]																
R33824752 (0x2041FF0)	DSP1_XMEM_PACKED_67580	DSP1_XM_P_END [23:8]																0x00000000
		DSP1_XM_P_END [7:0]								DSP1_XM_P_45052_23_16 [7:0]								
R37748736 (0x2400000)	DSP1_XMEM_UNPACKED32_0	DSP1_XM_UP32_START [31:16]																0x00000000
		DSP1_XM_UP32_START [15:0]																
R37748740 (0x2400004)	DSP1_XMEM_UNPACKED32_1	DSP1_XM_UP32_1_47_16 [31:16]																0x00000000
		DSP1_XM_UP32_1_47_16 [15:0]																
R37928948 (0x242BFF4)	DSP1_XMEM_UNPACKED32_45053	DSP1_XM_UP32_45053_47_16 [31:16]																0x00000000
		DSP1_XM_UP32_45053_47_16 [15:0]																
R37928952 (0x242BFF8)	DSP1_XMEM_UNPACKED32_45054	DSP1_XM_UP32_END [31:16]																0x00000000
		DSP1_XM_UP32_END [15:0]																
R39585792 (0x25C0800)	DSP1_TIMESTAMP_COUNT	DSP1_TIMESTAMP [31:16]																0x00000000
		DSP1_TIMESTAMP [15:0]																
R39714816 (0x25E0000)	DSP1_SYS_INFO_ID	DSP1_SYS_ID [31:16]																0x68616C6F
		DSP1_SYS_ID [15:0]																
R39714820 (0x25E0004)	DSP1_SYS_INFO_VERSION	DSP1_SYS_VERSION [31:16]																0x00000001
		DSP1_SYS_VERSION [15:0]																
R39714824 (0x25E0008)	DSP1_SYS_INFO_CORE_ID	DSP1_SYS_CORE_ID [31:16]																0x00000001
		DSP1_SYS_CORE_ID [15:0]																
R39714828 (0x25E000C)	DSP1_SYS_INFO_AHB_ADDR	DSP1_SYS_AHB_BASE_ADDR [31:16]																0x02000000
		DSP1_SYS_AHB_BASE_ADDR [15:0]																
R39714832 (0x25E0010)	DSP1_SYS_INFO_XM_SRAM_SIZE	DSP1_SYS_XM_SRAM_SIZE [31:16]																0x00016000
		DSP1_SYS_XM_SRAM_SIZE [15:0]																
R39714840 (0x25E0018)	DSP1_SYS_INFO_YM_SRAM_SIZE	DSP1_SYS_YM_SRAM_SIZE [31:16]																0x0000C000
		DSP1_SYS_YM_SRAM_SIZE [15:0]																
R39714848 (0x25E0020)	DSP1_SYS_INFO_PM_SRAM_SIZE	DSP1_SYS_PM_SRAM_SIZE [31:16]																0x00014000
		DSP1_SYS_PM_SRAM_SIZE [15:0]																
R39714856 (0x25E0028)	DSP1_SYS_INFO_PM_BOOT_SIZE	DSP1_SYS_PM_BOOT_SIZE [31:16]																0x00000000
		DSP1_SYS_PM_BOOT_SIZE [15:0]																
R39714860 (0x25E002C)	DSP1_SYS_INFO_FEATURES	DSP1_SYS_SELF_BOOT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00003FB8
		0	0	DSP1_SYS_DB_RAND_EXISTS	DSP1_SYS_LMS_EXISTS	DSP1_SYS_FIR_EXISTS	DSP1_SYS_FFT_EXISTS	DSP1_SYS_MIPS_EXISTS	DSP1_SYS_TRB_EXISTS	DSP1_SYS_WDT_EXISTS	0	DSP1_SYS_STREAM_ARB_EXISTS	DSP1_SYS_AHBM_EXISTS	DSP1_SYS_MPU_EXISTS	0	0	0	
R39714864 (0x25E0030)	DSP1_SYS_INFO_FIR_FILTERS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000008
		0	0	0	0	0	0	0	0	0	0	DSP1_SYS_NUM_FIR_FILTERS [5:0]						
R39714868 (0x25E0034)	DSP1_SYS_INFO_LMS_FILTERS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000005
		0	0	0	0	0	0	0	0	0	0	DSP1_SYS_NUM_LMS_FILTERS [5:0]						
R39714872 (0x25E0038)	DSP1_SYS_INFO_XM_BANK_SIZE	DSP1_SYS_XM_BANK_SIZE [31:16]																0x00002000
		DSP1_SYS_XM_BANK_SIZE [15:0]																
R39714876 (0x25E003C)	DSP1_SYS_INFO_YM_BANK_SIZE	DSP1_SYS_YM_BANK_SIZE [31:16]																0x00002000
		DSP1_SYS_YM_BANK_SIZE [15:0]																
R39714880 (0x25E0040)	DSP1_SYS_INFO_PM_BANK_SIZE	DSP1_SYS_PM_BANK_SIZE [31:16]																0x00004000
		DSP1_SYS_PM_BANK_SIZE [15:0]																
R41943040 (0x2800000)	DSP1_XMEM_UNPACKED24_0	0	0	0	0	0	0	0	0	DSP1_XM_UP24_START [23:16]								0x00000000
		DSP1_XM_UP24_START [15:0]																
R41943044 (0x2800004)	DSP1_XMEM_UNPACKED24_1	0	0	0	0	0	0	0	0	DSP1_XM_UP24_0_47_24 [23:16]								0x00000000
		DSP1_XM_UP24_0_47_24 [15:0]																
R41943048 (0x2800008)	DSP1_XMEM_UNPACKED24_2	0	0	0	0	0	0	0	0	DSP1_XM_UP24_1 [23:16]								0x00000000
		DSP1_XM_UP24_1 [15:0]																
R41943052 (0x280000C)	DSP1_XMEM_UNPACKED24_3	0	0	0	0	0	0	0	0	DSP1_XM_UP24_1_47_24 [23:16]								0x00000000
		DSP1_XM_UP24_1_47_24 [15:0]																
R42303464 (0x2857FE8)	DSP1_XMEM_UNPACKED24_90106	0	0	0	0	0	0	0	0	DSP1_XM_UP24_45053 [23:16]								0x00000000
		DSP1_XM_UP24_45053 [15:0]																
R42303468 (0x2857FEC)	DSP1_XMEM_UNPACKED24_90107	0	0	0	0	0	0	0	0	DSP1_XM_UP24_45053_47_24 [23:16]								0x00000000
		DSP1_XM_UP24_45053_47_24 [15:0]																
R42303472 (0x2857FF0)	DSP1_XMEM_UNPACKED24_90108	0	0	0	0	0	0	0	0	DSP1_XM_UP24_45054 [23:16]								0x00000000
		DSP1_XM_UP24_45054 [15:0]																
R42303476 (0x2857FF4)	DSP1_XMEM_UNPACKED24_90109	0	0	0	0	0	0	0	0	DSP1_XM_UP24_END [23:16]								0x00000000
		DSP1_XM_UP24_END [15:0]																
R45613056 (0x2B80000)	DSP1_CLOCK_FREQ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		DSP1_CLK_FREQ_SEL [15:0]																
R45613064 (0x2B80008)	DSP1_CLOCK_STATUS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		DSP1_CLK_FREQ_STS [15:0]																

Table 6-1. Register Map Definition

Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R45613072 (0x2B80010)	DSP1_CORE_SOFT_RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_CORE_SOFT_RESET	
R45613136 (0x2B80050)	DSP1_STREAM_ARB_CONTROL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_STREAM_ARB_RESYNC	
R45613184 (0x2B80080)	DSP1_SAMPLE_RATE_RX1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	DSP1_RX1_RATE [4:0]					
R45613192 (0x2B80088)	DSP1_SAMPLE_RATE_RX2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	DSP1_RX2_RATE [4:0]					
R45613200 (0x2B80090)	DSP1_SAMPLE_RATE_RX3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	DSP1_RX3_RATE [4:0]					
R45613208 (0x2B80098)	DSP1_SAMPLE_RATE_RX4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	DSP1_RX4_RATE [4:0]					
R45613216 (0x2B800A0)	DSP1_SAMPLE_RATE_RX5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	DSP1_RX5_RATE [4:0]					
R45613224 (0x2B800A8)	DSP1_SAMPLE_RATE_RX6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	DSP1_RX6_RATE [4:0]					
R45613232 (0x2B800B0)	DSP1_SAMPLE_RATE_RX7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	DSP1_RX7_RATE [4:0]					
R45613240 (0x2B800B8)	DSP1_SAMPLE_RATE_RX8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	DSP1_RX8_RATE [4:0]					
R45613696 (0x2B80280)	DSP1_SAMPLE_RATE_TX1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	DSP1_TX1_RATE [4:0]					
R45613704 (0x2B80288)	DSP1_SAMPLE_RATE_TX2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	DSP1_TX2_RATE [4:0]					
R45613712 (0x2B80290)	DSP1_SAMPLE_RATE_TX3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	DSP1_TX3_RATE [4:0]					
R45613720 (0x2B80298)	DSP1_SAMPLE_RATE_TX4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	DSP1_TX4_RATE [4:0]					
R45613728 (0x2B802A0)	DSP1_SAMPLE_RATE_TX5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	DSP1_TX5_RATE [4:0]					
R45613736 (0x2B802A8)	DSP1_SAMPLE_RATE_TX6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	DSP1_TX6_RATE [4:0]					
R45613744 (0x2B802B0)	DSP1_SAMPLE_RATE_TX7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	DSP1_TX7_RATE [4:0]					
R45613752 (0x2B802B8)	DSP1_SAMPLE_RATE_TX8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	0	0	0	DSP1_TX8_RATE [4:0]					
R45879296 (0x2BC1000)	DSP1_CCM_CORE_CONTROL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	DSP1_CCM_CORE_RESET	0	0	0	0	0	0	0	0	DSP1_CCM_CORE_EN	
R45898240 (0x2BC5A00)	DSP1_STREAM_ARB_RESYNC_MSK1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
		0	0	0	0	0	0	0	0	DSP1_STREAM_ARB_RESYNC_MSK [7:0]								
R46137344 (0x2C00000)	DSP1_YMEM_PACKED_0	DSP1_YM_P_1 [7:0]								DSP1_YM_P_START [23:16]								0x00000000
		DSP1_YM_P_START [15:0]																
R46137348 (0x2C00004)	DSP1_YMEM_PACKED_1	DSP1_YM_P_2 [15:0]																0x00000000
		DSP1_YM_P_1_23_8 [15:0]																
R46137352 (0x2C00008)	DSP1_YMEM_PACKED_2	DSP1_YM_P_3 [23:8]																0x00000000
		DSP1_YM_P_3 [7:0]								DSP1_YM_P_2_23_16 [7:0]								
R46284776 (0x2C23FE8)	DSP1_YMEM_PACKED_36858	DSP1_YM_P_24571 [7:0]								DSP1_YM_P_24570 [23:16]								0x00000000
		DSP1_YM_P_24570 [15:0]																
R46284780 (0x2C23FEC)	DSP1_YMEM_PACKED_36859	DSP1_YM_P_24572 [15:0]																0x00000000
		DSP1_YM_P_24571_23_8 [15:0]																
R46284784 (0x2C23FF0)	DSP1_YMEM_PACKED_36860	DSP1_YM_P_END [23:8]																0x00000000
		DSP1_YM_P_END [7:0]								DSP1_YM_P_24572_23_16 [7:0]								
R50331648 (0x3000000)	DSP1_YMEM_UNPACKED32_0	DSP1_YM_UP32_START [31:16]																0x00000000
		DSP1_YM_UP32_START [15:0]																
R50331652 (0x3000004)	DSP1_YMEM_UNPACKED32_1	DSP1_YM_UP32_1_47_16 [31:16]																0x00000000
		DSP1_YM_UP32_1_47_16 [15:0]																
R50429940 (0x3017FF4)	DSP1_YMEM_UNPACKED32_24573	DSP1_YM_UP32_24573_47_16 [31:16]																0x00000000
		DSP1_YM_UP32_24573_47_16 [15:0]																
R50429944 (0x3017FF8)	DSP1_YMEM_UNPACKED32_24574	DSP1_YM_UP32_END [31:16]																0x00000000
		DSP1_YM_UP32_END [15:0]																
R54525952 (0x3400000)	DSP1_YMEM_UNPACKED24_0	0	0	0	0	0	0	0	0	DSP1_YM_UP24_START [23:16]								0x00000000
		DSP1_YM_UP24_START [15:0]																
R54525956 (0x3400004)	DSP1_YMEM_UNPACKED24_1	0	0	0	0	0	0	0	0	0	DSP1_YM_UP24_0_47_24 [23:16]							0x00000000
		DSP1_YM_UP24_0_47_24 [15:0]																
R54525960 (0x3400008)	DSP1_YMEM_UNPACKED24_2	0	0	0	0	0	0	0	0	DSP1_YM_UP24_1 [23:16]								0x00000000
		DSP1_YM_UP24_1 [15:0]																

Table 6-1. Register Map Definition

Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R54525964 (0x340000C)	DSP1_YMEM_ UNPACKED24_3	0	0	0	0	0	0	0	0	DSP1_YM_UP24_1_47_24 [23:16]								0x00000000
		DSP1_YM_UP24_1_47_24 [15:0]																
R54722536 (0x342FFE8)	DSP1_YMEM_ UNPACKED24_49146	0	0	0	0	0	0	0	0	DSP1_YM_UP24_24573 [23:16]								0x00000000
		DSP1_YM_UP24_24573 [15:0]																
R54722540 (0x342FFEC)	DSP1_YMEM_ UNPACKED24_49147	0	0	0	0	0	0	0	0	DSP1_YM_UP24_24573_47_24 [23:16]								0x00000000
		DSP1_YM_UP24_24573_47_24 [15:0]																
R54722544 (0x342FFF0)	DSP1_YMEM_ UNPACKED24_49148	0	0	0	0	0	0	0	0	DSP1_YM_UP24_24574 [23:16]								0x00000000
		DSP1_YM_UP24_24574 [15:0]																
R54722548 (0x342FFF4)	DSP1_YMEM_ UNPACKED24_49149	0	0	0	0	0	0	0	0	DSP1_YM_UP24_END [23:16]								0x00000000
		DSP1_YM_UP24_END [15:0]																
R58720256 (0x3800000)	DSP1_PMEM_0	DSP1_PM_START [31:16]																0x00000000
		DSP1_PM_START [15:0]																
R58720260 (0x3800004)	DSP1_PMEM_1	DSP1_PM_1 [23:8]																0x00000000
		DSP1_PM_1 [7:0]								DSP1_PM_0_39_32 [7:0]								
R58720264 (0x3800008)	DSP1_PMEM_2	DSP1_PM_2 [15:0]																0x00000000
		DSP1_PM_1_39_24 [15:0]																
R58720268 (0x380000C)	DSP1_PMEM_3	DSP1_PM_3 [7:0]								DSP1_PM_2_39_16 [23:16]								0x00000000
		DSP1_PM_2_39_16 [15:0]																
R58720272 (0x3800010)	DSP1_PMEM_4	DSP1_PM_3_39_8 [31:16]																0x00000000
		DSP1_PM_3_39_8 [15:0]																
R58925016 (0x3831FD8)	DSP1_PMEM_51190	DSP1_PM_40952 [31:16]																0x00000000
		DSP1_PM_40952 [15:0]																
R58925020 (0x3831FDC)	DSP1_PMEM_51191	DSP1_PM_40953 [23:8]																0x00000000
		DSP1_PM_40953 [7:0]								DSP1_PM_40952_39_32 [7:0]								
R58925024 (0x3831FE0)	DSP1_PMEM_51192	DSP1_PM_40954 [15:0]																0x00000000
		DSP1_PM_40953_39_24 [15:0]																
R58925028 (0x3831FE4)	DSP1_PMEM_51193	DSP1_PM_40955 [7:0]								DSP1_PM_40954_39_16 [23:16]								0x00000000
		DSP1_PM_40954_39_16 [15:0]																
R58925032 (0x3831FE8)	DSP1_PMEM_51194	DSP1_PM_END [31:16]																0x00000000
		DSP1_PM_END [15:0]																

7 Thermal Characteristics

Table 7-1. Typical JEDEC Four-Layer, 2s2p Board Thermal Characteristics

Parameter	Symbol	WLCSP	Units
Junction-to-ambient thermal resistance	θ_{JA}	51.3	°C/W
Junction-to-board thermal resistance	θ_{JB}	20.1	°C/W
Junction-to-case thermal resistance	θ_{JC}	2.24	°C/W
Junction-to-board thermal-characterization parameter	Ψ_{JB}	19.8	°C/W
Junction-to-package-top thermal-characterization parameter	Ψ_{JT}	1.91	°C/W

Notes:

- Natural convection at the maximum recommended operating temperature T_A (see Table 3-3)
- Four-layer, 2s2p PCB as specified by JESD51–9 and JESD51–11; dimensions: 101.5 x 114.5 x 1.6 mm
- Thermal parameters as defined by JESD51–12

8 Package Dimensions

TOP VIEW

SIDE VIEW

BOTTOM VIEW

DETAIL A

Dimension	Millimeters		
	Minimum	Nominal	Maximum
A	0.46	0.49	0.52
A1	0.175	0.19	0.205
A2	0.26	0.275	0.29
A3	REF	0.025	REF
b	0.24	0.27	0.3
c1	0.32055	0.32805	0.33555
c2	0.32055	0.32805	0.33555
d1	0.3443	0.3518	0.3593
d2	0.3443	0.3518	0.3593
e	BSC	0.4	BSC
M	BSC	2	BSC
N	BSC	3.4641	BSC
X	2.6786	2.7036	2.7286
Y	4.0952	4.1202	4.1452
ddd=0.015			

Notes: Controlling dimension is millimeters.

Dimensioning and tolerances per ASME Y 14.5-2009. The Ball A1 position indicator is for illustration purposes only. Dimension "b" applies to the solder sphere diameter and is measured at the maximum solder sphere diameter, parallel to primary Datum C. X/Y Tolerances can apply to an individual edge increasing or decreasing by 25um.

Figure 8-1. WLCSP Package Drawing (POD00228 Rev C)

9 Package Marking

Ball A1 Location Indicator

XXXXXXXX
RRLLYYWW
CO
ZZZZZ

Top Side Brand
Line 1: Part number
Line 2: Package mark
Line 3: Country of origin
Line 4: Encoded device ID

Package Mark Fields
RR = Device revision code
LL = Lot sequence code
YY = Year of manufacture
WW = Work week of manufacture

10 Ordering Information

Table 10-1. Ordering Information

Product	Description	Package	RoHS Compliant	Grade	Temperature Range	Container	Order #
CS47L63	Low-Power Audio DSP with Microphone Interface and Mono Differential Headphone Driver	61-ball WLCSP	Yes	Commercial	–40 to +85°C	Tape and Reel [1]	CS47L63-CWZR

1.Reel quantity = 6000 units.

11 Revision History

Table 11-1. Revision History

Revision	Changes
F1 SEP 2020	• Added recommendations for termination of unused pins (Section 1.3) • Added Standard Mode for IN1/IN2 analog paths (Table 3-9, Section 4.2.6, Section 4.2.6.1) • Updated THD+N specification for Hi-Fi Mode differential input (Table 3-9) • MICBIAS specifications updated (Table 3-11) • Updates to timing specifications (Table 3-14, Table 3-15, Table 3-18) • Event Log function removed (Section 4.5.1) • Updated requirements for ALMm_CHn_TRIG_VAL (Table 4-29) • Deleted BOOT_DONE_STS1, updated with BOOT_DONE_EINT1 (Section 4.11, Section 4.15, Section 4.16.4)
F2 JUNE 2021	• SPI timing specification updated with minimum SS duration between transactions (Table 3-19, Section 4.13.1) • Signal latency specifications added for DAC output path (Table 3-22) • Updated requirements for Standard Mode selection (Section 4.2.6, Section 4.2.6.1) • Correction to LSRCn_RATE1 default (Table 4-22) • Correction to Y-memory register definition (Table 4-26) • Updated typical ASP connections (Fig. 4-38) • Added detail of MICB1_SC interrupt behavior and recommended control requirements (Section 4.14.2) • Corrected default value of MICB1B_SC_STS (Table 4-64) • Updated mic-input capacitor description (Section 5.1.1) • Package drawing updated to Rev C (Section 8)

Please check with your Cirrus Logic sales representative to confirm that you are using the latest revision of this document and to determine whether there are errata associated with this device.

Contacting Cirrus Logic Support

For all product questions and inquiries, contact a Cirrus Logic Sales Representative.

To find the one nearest you, go to www.cirrus.com.