

#### ACSL-6xx0

# Multi-Channel and Bi-Directional, 15 MBd **Digital Logic Gate Optocoupler**

#### Description

The Broadcom® ACSL-6xx0 are truly isolated, multi-channel and bi-directional, high-speed optocouplers. Integration of multiple optocouplers in monolithic form is achieved through patented process technology. These devices provide full duplex and bidirectional isolated data transfer and communication capability in compact surface mount packages. Available in the 15-Mbd speed option and wide supply voltage range.

These high channel density make them ideally suited to isolating data conversion devices, parallel buses and peripheral interfaces.

They are available in 8-pin and 16-pin narrow-body SOIC package and are specified over the temperature range of -40°C to +100°C.

#### **Features**

- Available in dual, triple and quad channel configurations
- Bi-directional
- Wide supply voltage range: 3.0V to 5.5V
- High-speed: 15 MBd typical, 10 MBd minimum
- 10kV/µs minimum Common Mode Rejection (CMR) at Vcm = 1000V
- LSTTL/TTL compatible
- Safety and regulatory approvals
  - 2500 V<sub>rms</sub> for 1 min. per UL1577
  - cUL (CSA Component Acceptance Notice 5A)
  - IEC/EN/DIN EN 60747-5-5
- 16-pin narrow-body SOIC package for triple and quad channels
- -40°C to 100°C temperature range

#### **Applications**

- Serial Peripheral Interface (SPI)
- Inter-Integrated Interface (I<sup>2</sup>C)
- Full duplex communication
- Isolated line receiver
- Microprocessor system interfaces
- Digital isolation for A/D and D/A conversion
- Instrument input/output isolation
- Ground loop elimination

**CAUTION!** Take normal static precautions in handling and assembly of this component to prevent damage, degradation, or both that may be induced by ESD. The components featured in this data sheet are not to be used in military or aerospace applications or environments.

#### **Device Selection Guide**

Device Number	Channel Configuration	Package
ACSL-6210	Dual, Bi-Directional	`8-pin Small Outline
ACSL-6300	Triple, All-in-One	16-pin Small Outline
ACSL-6310	Triple, Bi-Directional, 2/1	16-pin Small Outline
ACSL-6400	Quad, All-in-One	16-pin Small Outline
ACSL-6410	Quad, Bi-Directional, 3/1	16-pin Small Outline
ACSL-6420	Quad, Bi-Directional, 2/2	16-pin Small Outline

# **Ordering Information**

ACSL-6xx0 is UL Recognized with 2500 V<sub>rms</sub> for 1 minute per UL1577 and is approved under CSA Component Acceptance Notice #5, File CA 88324.

Part Number	RoHS Compliant <sup>a</sup>	Package	Surface Mount	Tape and Reel	IEC/EN/DIN EN 60747-5-5	Quantity
ACSL-6210	-00RE	SO-8	Х			100 per tube
	-06RE	SO-8	X		X	100 per tube
	-50RE	SO-8	Х	Х		1500 per reel
	-56RE	SO-8	Х	X	X	1500 per reel
ACSL-6300	-00TE	SO-16	Х			50 per tube
ACSL-6310	-06TE	SO-16	Х		Х	50 per tube
ACSL-6400	-50TE	SO-16	Х	Х		1000 per reel
ACSL-6410 ACSL-6420	-56TE	SO-16	Х	Х	Х	1000 per reel

a. The ACSL-6xx0 product family is only offered in RoHS compliant option.

To order, choose a part number from the Part Number column and combine it with the desired option from the RoHS Compliant column to form an order entry.

#### Example 1:

ACSL-6210-56RE refers to ordering a surface mount SO-8 package in tape and reel packaging with IEC/EN/DIN EN 60747-5-5 Safety Approval in RoHS compliant.

#### Example 2:

ACSL-6400-00TE refers to ordering a surface mount SO-16 package product in tube packaging and in RoHS compliant.

# **Pin Description**

Symbol	Description	Symbol	Description		
$V_{DD1}$	Power Supply 1	GND1	Power Supply Ground 1		
$V_{DD2}$	Power Supply 2	GND2	Power Supply Ground 2		
ANODE <sub>x</sub>	LED Anode	NC	Not Connected		
CATHODE <sub>x</sub>	LED Cathode	VOX	Output Signal		

#### **Truth Table**

LED	Output
ON	L
OFF	Н

# **Functional Diagrams**

Figure 1: ACSL-6210 - Dual-Ch, Bi-Dir




Figure 3: ACSL-6310 - Triple-Ch, Bi-Dir (2/1)




Figure 5: ACSL-6410 - Quad-Ch, Bi-Dir (3/1)




Figure 2: ACSL-6300 - Triple-Ch, All-in-One




Figure 4: ACSL-6400 - Quad-Ch, All-in-One





Figure 6: ACSL-6420 - Quad-Ch, Bi-Dir (2/2)




A 0.1- $\mu$ F bypass capacitor must be connected as close as possible between the power supply pins, VDD and GND, VDD1 and GND1, VDD2 and GND2.

#### **Schematic Diagrams**

The ACSL-6xx0 series optocouplers feature the GaAsP LEDs with proprietary back emission design. They offer the designer a broad range of input drive current, from 7 mA to 15 mA, thus providing greater flexibility in designing the drive circuit.

The output detector integrated circuit (IC) in the optocoupler consists of a photodiode at the input of a two-stage amplifier that provides both high gain and high bandwidth. The

Figure 7: ACSL-6210 - Dual-Ch, Bi-Dir



secondary amplifier stage of the detector IC feeds into an open collector Schottky-clamped transistor.

The entire output circuit is electrically shielded so that any common-mode transient capacitively coupled from the LED side of the optocoupler is diverted from the photodiode to ground. With this electric shield, the optocoupler can withstand transients that slopes up to  $10,000V/\mu s$ , and amplitudes up to 1000V.

Figure 8: ACSL-6300 - Triple-Ch, All-in-One





Figure 9: ACSL-6310 - Triple-Ch, Bi-Dir (2/1)



# **Schematic Diagrams, continued**

Figure 10: ACSL-6400 - Quad-Ch, All-in-One






Figure 11: ACSL-6410 - Quad-Ch, Bi-Dir (3/1)



# **Schematic Diagrams, continued**


Figure 12: ACSL-6420 - Quad-Ch, Bi-Dir (2/2)



Broadcom

# **Package Outline Drawings**


Figure 13: ACSL-6210 Small Outline SO-8 Package



AV02-0235EN

# Package Outline Drawings, continued

Figure 14: ACSL-6300, ACSL-6310, ACSL-6400, ACSL-6410 and ACSL-6420 Small Outline SO-16 Package



### **Reflow Soldering Profile**

The recommended reflow soldering conditions are per JEDEC Standard J-STD-020 (latest revision). Use non-halide flux.

## **Regulatory Information**

Table 1: Insulation and Safety Related Specifications


Parameter	Symbol	Value	Units	Conditions
Minimum External Air Gap (Clearance)	L(I01)	4.9	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(102)	4.5	mm	Measured from input terminals to output terminals, shortest distance path through body
Minimum Internal Plastic Gap (Internal Clearance)		0.08	mm	Insulation thickness between emitter and detector; also known as distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	175	Volts	DIN IEC 112/VDE0303 Part 1
Isolation Group		Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

Table 2: IEC/EN/DIN EN 60747-5-5 Insulation Characteristics<sup>a</sup> (Option x6xx)

Description	Symbol	Characteristic	Units
Installation classification per DIN VDE 0110, Table 1			
for rated mains voltage ≤ 150 V <sub>rms</sub>		I – IV	
for rated mains voltage ≤ 300 V <sub>rms</sub>		I – III	
Climatic Classification		40/100/21	
Pollution Degree (DIN VDE 0110/39)		2	
Maximum Working Insulation Voltage	$V_{IORM}$	567	$V_{peak}$
Input to Output Test Voltage, Method b <sup>a</sup>	V <sub>PR</sub>	1063	V <sub>peak</sub>
$V_{IORM} \times 1.875 = V_{PR}$ , 100% Production Test with $t_m = 1$ sec,ond Partial discharge < 5 pC			
Input to Output Test Voltage, Method a <sup>a</sup>	V <sub>PR</sub>	907	V <sub>peak</sub>
$V_{IORM} \times 1.6 = V_{PR}$ , Type and Sample Test, $t_m = 10$ seconds, Partial discharge < 5 pC			
Highest Allowable Overvoltage (Transient Overvoltage t <sub>ini</sub> = 60 seconds)	V <sub>IOTM</sub>	4000	V <sub>peak</sub>
Safety-limiting values – maximum values allowed in the event of a failure.		1	
Case Temperature	T <sub>S</sub>	175	°C
Input Current <sup>b</sup>	I <sub>S, INPUT</sub>	150	mA
Output Power <sup>b</sup>	P <sub>S, OUTPUT</sub>	600	mW
Insulation Resistance at T <sub>S</sub> , V <sub>IO</sub> = 500 V	R <sub>S</sub>	>10 <sup>9</sup>	Ω

a. Refer to the optocoupler section of the Isolation and Control Components Designer's Catalog, under Product Safety Regulations section (IEC/ EN/DIN EN 60747-5-5) for a detailed description of Method a and Method b partial discharge test profiles.

Figure 15:  $P_S$  and  $I_S$  on Ambient Temperature



This optocoupler is suitable for safe electrical isolation only within the safety limit data. Maintenance of the safety data shall be ensured by means of protective circuits.

AV02-0235EN Broadcom

b. See Figure 15 for dependence of  $P_{S}$  and  $I_{S}$  on ambient temperature.

# **Absolute Maximum Ratings**

Parameter	Symbol	Min.	Max.	Units
Storage Temperature	T <sub>s</sub>	<b>-</b> 55	125	°C
Operating Temperature	T <sub>A</sub>	-40	100	°C
Supply Voltage (1 Minute Maximum)	V <sub>DD1</sub> , V <sub>DD2</sub>	_	7	V
Reverse Input Voltage (Per Channel)	V <sub>R</sub>	_	5	V
Output Voltage (Per Channel)	Vo	_	7	V
Average Forward Input Current <sup>a</sup> (Per Channel)	I <sub>F</sub>	_	15	mA
Output Current (Per Channel)	I <sub>O</sub>	_	50	mA
Input Power Dissipation <sup>b</sup> (Per Channel)	PI	_	27	mW
Output Power Dissipation <sup>b</sup> (Per Channel)	Po	_	65	mW


- a. Peaking circuits may produce transient input currents up to 50 mA, 50 ns maximum pulse width, provided average current does not exceed its maximum values.
- b. Derate total package power dissipation, P<sub>T</sub> linearly above +95°C free-air temperature at a rate of 1.57 mW/°C for the SO8 package mounted on low conductivity board per JESD 51-3. Derate total package power dissipation, P<sub>T</sub> linearly above +80°C free-air temperature at a rate of 1.59 mW/°C for the SO16 package mounted on low conductivity board per JESD 51-3. P<sub>T</sub> = number of channels multiplied by (P<sub>I</sub> + P<sub>O</sub>).

#### **Recommended Operating Conditions**

Parameter	Symbol	Min.	Max.	Units
Operating Temperature	T <sub>A</sub>	-40	100	°C
Input Current, Low Level <sup>a</sup>	I <sub>FL</sub>	0	250	μA
Input Current, High Level <sup>b</sup>	I <sub>FH</sub>	7	15	mA
Supply Voltage	V <sub>DD1</sub> , V <sub>DD2</sub>	3.0	5.5	V
Fan Out (at $R_L = 1 k\Omega$ )	N	_	5	TTL Loads
Output Pull-up Resistor	R <sub>L</sub>	330	4k	Ω

- a. The off condition can be guaranteed by ensuring that VFL  $\leq$  0.8V.
- b. The initial switching threshold is 7 mA or less. It is recommended that minimum 8 mA be used for best performance and to permit guardband for LED degradation.

Figure 16: P<sub>I</sub> vs. Ambient Temperature



#### **Electrical Specifications**

Over recommended operating range (3.0V  $\leq$  V<sub>DD1</sub>  $\leq$  3.6V, 3.0V  $\leq$  V<sub>DD2</sub>  $\leq$  3.6V, T<sub>A</sub> =–40°C to +100°C) unless otherwise specified. All typical specifications are at T<sub>A</sub> = +25°C, V<sub>DD1</sub> = V<sub>DD2</sub> = +3.3V.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions
Input Threshold Current	I <sub>TH</sub>	_	2.7	7.0	mA	$I_{OL(Sinking)} = 13 \text{ mA}, V_O = 0.6V$
High Level Output Current	I <sub>OH</sub>	_	4.7	100.0	μA	I <sub>F</sub> = 250 μA, V <sub>O</sub> = 3.3V
Low Level Output Voltage	V <sub>OL</sub>	_	0.36	0.68	V	I <sub>OL(Sinking)</sub> = 13 mA, I <sub>F</sub> = 7mA
High Level Supply Current (per channel)	I <sub>DDH</sub>	_	3.2	5.0	mA	I <sub>F</sub> = 0 mA
Low Level Supply Current (per channel)	I <sub>DDL</sub>	_	4.6	7.5	mA	I <sub>F</sub> = 10 mA
Input Forward Voltage	V <sub>F</sub>	1.25	1.52	1.80	V	I <sub>F</sub> = 10 mA, T <sub>A</sub> = 25°C
Input Reverse Breakdown Voltage	BV <sub>R</sub>	5.0	_	_	V	I <sub>R</sub> = 10 μA
Input Diode Temperature Coefficient	$\Delta V_F / \Delta T_A$	_	-1.8	_	mV/°C	I <sub>F</sub> = 10 mA
Input Capacitance	C <sub>IN</sub>	_	80	_	pF	f = 1 MHz, V <sub>F</sub> = 0V

# **Switching Specifications**

Over recommended operating range (3.0V  $\leq$  V<sub>DD1</sub>  $\leq$  3.6V, 3.0V  $\leq$  V<sub>DD2</sub>  $\leq$  3.6V, I<sub>F</sub> = 8.0mA, T<sub>A</sub> = -40°C to +100°C) unless otherwise specified. All typical specifications are at T<sub>A</sub> = +25°C, V<sub>DD1</sub> = V<sub>DD2</sub> = +3.3V.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions
Maximum Data Rate		10	15	_	MBd	$R_L = 350\Omega$ , $C_L = 15 pF$
Pulse Width	t <sub>PW</sub>	100	_		ns	$R_L = 350\Omega$ , $C_L = 15 pF$
Propagation Delay Time to Logic High Output Level <sup>a</sup>	t <sub>PLH</sub>	_	52	100	ns	$R_L = 350\Omega$ , $C_L = 15 pF$
Propagation Delay Time to Logic Low Output Level <sup>b</sup>	t <sub>PHL</sub>	_	44	100	ns	$R_L = 350\Omega$ , $C_L = 15 pF$
Pulse Width Distortion  t <sub>PHL</sub> - t <sub>PLH</sub>	[PWD]	_	8	35	ns	$R_L = 350\Omega$ , $C_L = 15 pF$
Propagation Delay Skew <sup>c</sup>	t <sub>PSK</sub>	_	_	40	ns	$R_L = 350\Omega$ , $C_L = 15 pF$
Output Rise Time (10–90%)	t <sub>R</sub>	_	35	_	ns	$R_L = 350\Omega$ , $C_L = 15 pF$
Output Fall Time (10–90%)	t <sub>F</sub>	_	12	_	ns	$R_L = 350\Omega$ , $C_L = 15 pF$
Logic High Common Mode Transient Immunity <sup>d</sup>	CM <sub>H</sub>	10	_	_	kV/µs	$V_{cm}$ = 1000V, $I_F$ = 0 mA, $V_O$ = 2.0V, $R_L$ = 350 $\Omega$ , $T_A$ = 25°C
Logic Low Common Mode Transient Immunity <sup>d</sup>	CM <sub>L</sub>	10	_	_	kV/µs	$V_{cm}$ = 1000V, $I_F$ = 8 mA, $V_O$ = 0.8V, $R_L$ = 350 $\Omega$ , $T_A$ = 25°C

- a. t<sub>PLH</sub> is measured from the 4.0 mA level on the falling edge of the input pulse to the 1.5V level on the rising edge of the output pulse.
- b. t<sub>PHL</sub> is measured from the 4.0 mA level on the rising edge of the input pulse to the 1.5V level on the falling edge of the output pulse.
- c. t<sub>PSK</sub> is equal to the worst case difference in t<sub>PHL</sub> and/or t<sub>PLH</sub> that will be seen between units at any given temperature and specified test conditions.
- d.  $CM_H$  is the maximum common mode voltage slew rate that can be sustained while maintaining  $V_O > 2.0V$ .  $CM_L$  is the maximum common mode voltage slew rate that can be sustained while maintaining  $V_O < 0.8V$ . The common mode voltage slew rates apply to both rising and falling common mode voltage edges

# **Electrical Specifications**

Over recommended operating range (4.5V  $\leq$  V<sub>DD1</sub>  $\leq$  5.5V, 4.5V  $\leq$  V<sub>DD2</sub>  $\leq$  5.5V, T<sub>A</sub> = -40°C to +100°C) unless otherwise specified. All typical specifications are at T<sub>A</sub> = +25°C, V<sub>DD1</sub> = V<sub>DD2</sub> = +5.0V.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions
Input Threshold Current	I <sub>TH</sub>	_	2.7	7.0	mA	I <sub>OL(Sinking)</sub> = 13 mA, VO = 0.6V
High Level Output Current	I <sub>OH</sub>	_	3.8	100.0	μA	I <sub>F</sub> = 250 μA, V <sub>O</sub> = 5.5V
Low Level Output Voltage	V <sub>OL</sub>	_	0.36	0.6	V	I <sub>OL(Sinking)</sub> = 13 mA, I <sub>F</sub> = 7 mA
High Level Supply Current (per channel)	I <sub>DDH</sub>	_	4.3	7.5	mA	I <sub>F</sub> = 0 mA
Low Level Supply Current (per channel)	I <sub>DDL</sub>	_	5.8	10.5	mA	I <sub>F</sub> = 10 mA
Input Forward Voltage	V <sub>F</sub>	1.25	1.52	1.8	V	I <sub>F</sub> = 10 mA, T <sub>A</sub> = 25°C
Input Reverse Breakdown Voltage	BV <sub>R</sub>	5.0	_	_	V	I <sub>R</sub> = 10 μA
Input Diode Temperature Coefficient	$\Delta V_F / \Delta T_A$	_	-1.8	_	mV/°C	I <sub>F</sub> = 10 mA
Input Capacitance	C <sub>IN</sub>	_	80	_	pF	$f = 1 \text{ MHz}, V_F = 0V$

## **Switching Specifications**

Over recommended operating range (4.5V  $\leq$  V<sub>DD1</sub>  $\leq$  5.5V, 4.5V  $\leq$  V<sub>DD2</sub>  $\leq$  5.5V, IF = 8.0 mA, TA = -40°C to +100°C) unless otherwise specified. All typical specifications are at T<sub>A</sub> = +25°C, V<sub>DD1</sub> = V<sub>DD2</sub> = +5.0V.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions
Maximum Data Rate		10	15	_	MBd	$R_L = 350\Omega$ , $C_L = 15 pF$
Pulse Width	t <sub>PW</sub>	100	_	_	ns	$R_L = 350\Omega$ , $C_L = 15 pF$
Propagation Delay Time to Logic High Output Level <sup>a</sup>	t <sub>PLH</sub>	_	46	100	ns	$R_L = 350\Omega$ , $C_L = 15 pF$
Propagation Delay Time to Logic Low Output Level <sup>b</sup>	t <sub>PHL</sub>	_	43	100	ns	$R_L = 350\Omega, C_L = 15 pF$
Pulse Width Distortion  t <sub>PHL</sub> - t <sub>PLH</sub>	PWD	_	5	35	ns	$R_L = 350\Omega$ , $C_L = 15 pF$
Propagation Delay Skew <sup>c</sup>	t <sub>PSK</sub>	_	_	40	ns	$R_L = 350\Omega$ , $C_L = 15 pF$
Output Rise Time (10–90%)	t <sub>R</sub>	_	30	_	ns	$R_L = 350\Omega$ , $C_L = 15 pF$
Output Fall Time (10–90%)	t <sub>F</sub>	_	12	_	ns	$R_L = 350\Omega$ , $C_L = 15 pF$
Logic High Common Mode Transient Immunity <sup>d</sup>	CM <sub>H</sub>	10	_	_	kV/µs	$V_{cm}$ = 1000V, $I_F$ = 0 mA, $V_O$ = 2.0V, $R_L$ = 350 $\Omega$ , $T_A$ = 25°C
Logic Low Common Mode Transient Immunity <sup>d</sup>	CM <sub>L</sub>	10	_	_	kV/μs	$V_{cm}$ = 1000V, $I_F$ = 8 mA, $V_O$ = 0.8V, $R_L$ = 350 $\Omega$ , $T_A$ = 25°C

- a. t<sub>PLH</sub> is measured from the 4.0 mA level on the falling edge of the input pulse to the 1.5V level on the rising edge of the output pulse.
- b. t<sub>PHL</sub> is measured from the 4.0 mA level on the rising edge of the input pulse to the 1.5V level on the falling edge of the output pulse.
- c. t<sub>PSK</sub> is equal to the worst case difference in tPHL and/or tPLH that will be seen between units at any given temperature and specified test conditions.
- d.  $CM_H$  is the maximum common mode voltage slew rate that can be sustained while maintaining  $V_O > 2.0V$ .  $CM_L$  is the maximum common mode voltage slew rate that can be sustained while maintaining  $V_O < 0.8V$ . The common mode voltage slew rates apply to both rising and falling common mode voltage edges.

# **Package Characteristics**

All specifications are at  $T_A$  = +25°C.

Parameter		Symbol	Min.	Тур.	Max.	Units	Test Conditions
Input-Output Momentary Withstand Voltage <sup>a</sup>	SO8	V <sub>ISO</sub>	2500	_	_	V <sub>RMS</sub>	RH 50%, t = 1 min.
	SO16	V <sub>ISO</sub>	2500	_	_		RH 50%, t = 1 min.
Input-Output Resistance <sup>b</sup>	SO8	R <sub>I-O</sub>	10 <sup>9</sup>	10 <sup>11</sup>	_	Ω	V <sub>I-O</sub> = 500V DC
	SO16	R <sub>I-O</sub>	10 <sup>9</sup>	10 <sup>11</sup>	_		V <sub>I-O</sub> = 500V DC
Input-Output Capacitance <sup>b</sup>	SO8	C <sub>I-O</sub>	_	0.7	_	pF	f = 1 MHz
	SO16	C <sub>I-O</sub>	_	0.7	_		f = 1 MHz
Input-Input Insulation Leakage Current <sup>c</sup>	SO8	I <sub>I-I</sub>	_	0.005	_	μA	RH 45%, t = 5s, V <sub>I-I</sub> = 500V
	SO16	I <sub>I-I</sub>	_	0.005	_		RH 45%, t = 5s, V <sub>I-I</sub> = 500V
Input-Input Resistance <sup>c</sup>	SO8	R <sub>I-I</sub>	_	10 <sup>11</sup>	_	Ω	RH 45%, t = 5s, V <sub>I-I</sub> = 500V
	SO16	R <sub>I-I</sub>	_	10 <sup>11</sup>	_		RH 45%, t = 5s, V <sub>I-I</sub> = 500V
Input-Input Capacitance[ <sup>c</sup>	SO8	C <sub>I-I</sub>	_	0.1	_	pF	f = 1 MHz
	SO16	C <sub>I-I</sub>	_	0.12	_		f = 1 MHz

a. The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating, refer to your equipment level safety specification or Broadcom Application Note 1074, Optocoupler Input-Output Endurance Voltage.

b. Measured between each input pair shorted together and all output connections for that channel shorted together.

c. Measured between inputs with the LED anode and cathode shorted together.

# **Typical Performance**

Figure 17: Typical Input Threshold Current vs. Temperature for 3.3V Operation




Figure 18: Typical Input threshold Current vs. Temperature for 5V Operation




Figure 19: Typical Low Level Output Current vs. Temperature for 3.3V Operation




Figure 20: Typical Low Level Output Current vs. Temperature for 5V Operation




Figure 21: Typical High Level Output Current vs. Temperature for 3.3V Operation




Figure 22: Typical High Level Output Current vs. Temperature for 5V Operation




Figure 23: Typical Low Level Output Voltage vs. Temperature for 3.3V Operation




Figure 24: Typical Low Level Output Voltage vs. Temperature for 5V Operation





Figure 25: Typical Supply Current per Channel vs. Temperature for 3.3V Operation



# **Typical Performance, continued**

Figure 26: Typical Supply Current per Channel vs. Temperature for 5V Operation




Figure 29: Typical Propagation Delay vs. Temperature for 5V Operation




Figure 27: Typical Input Diode Forward Characteristics




Figure 30: Typical Pulse Width Distortion vs. Temperature for 3.3V Operation




Figure 28: Typical Propagation Delay vs. Temperature for 3.3V Operation





Figure 31: Typical Pulse Width Distortion vs. Temperature for 5V Operation



#### **Test Circuits**

Figure 32: Test Circuit for  $t_{\text{PHL}},\,t_{\text{PLH}},\,t_{\text{F}},\,\text{and}\,\,t_{\text{R}}$ 





Figure 33: Test Circuit for Common Mode Transient Immunity and Typical Waveforms



# **Application Information**

#### ON and OFF Conditions

The ACSL-6xx0 series has the ON condition defined by current, and the OFF condition defined by voltage. To guarantee that the optocoupler is OFF, the forward voltage across the LED must be less than or equal to 0.8V for the entire operating temperature range. This has direct implications for the input drive circuit. If the design uses a TTL gate to drive the input LED, then one has to ensure that the gate output voltage is sufficient to cause the forward voltage to be less than 0.8V. The typical threshold current for the ACSL6xx0 series optocouplers is 2.7 mA; however, this threshold could increase over time due to the aging effects of the LED. Drive circuit arrangements must provide for the ON state LED forward current of at least 7 mA, or more if faster operation is desired.

# **Maximum Input Current and Reverse Voltage**


The average forward input current should not exceed the 15-mA Absolute Maximum Rating as stated; however, peaking circuits with transient input currents up to 50 mA are allowed provided the average current does not exceed

15 mA. If the input current maximum rating is exceeded, the local temperature of the LED can rise, which in turn may affect the long-term reliability of the device. When designing the input circuit, one must also ensure that the input reverse voltage does not exceed 5V. If the optocoupler is subjected to reverse voltage transients or accidental situations that may cause a reverse voltage to be applied, thus an anti-parallel diode across the LED is recommended.

# Suggested Input Circuits for Driving the LED

Figure 34, Figure 35, and Figure 36 show some of the several techniques for driving the ACSL-6xx0 LED. Figure 34 shows the recommended circuit when using any type of TTL gate. The buffer PNP transistor allows the circuit to be used with TTL or CMOS gates that have low sinking current capability. One advantage of this circuit is that there is very little variation in power supply current due to the switching of the optocoupler LED. This can be important in high-resolution analog-to-digital (A/D) systems where ground loop currents due to the switching of the LEDs can cause distortion in the A/D output.






With a CMOS gate to drive the optocoupler, the circuit shown in Figure 35 can be used. The diode in parallel to the current limiting resistor speeds the turn-off of the optocoupler LED. Any HC or HCT series CMOS gate can be used in this circuit.

For high common-mode rejection applications, the drive circuit shown in Figure 36 is recommended. In this circuit, only an open-collector TTL, or an open drain CMOS gate can be used. This circuit drives the optocoupler LED with a  $220\Omega$  current-limiting resistor to ensure that an  $I_F$  of 7 mA is applied under worst case conditions and thus guarantee the  $10,000~V/\mu s$  optocoupler common mode rejection rating. The designer can obtain even higher common-mode rejection performance than  $10,000~V/\mu s$  by driving the LED harder than 7mA.

#### Phase Relationship to Input


The output of the optocoupler is inverted when compared to the input. The input is defined to be logic HIGH when the LED is ON. If there is a design that requires the optocoupler to behave as a non-inverting gate, then the series input

Figure 35: CMOS Drive Circuit for the ACSL-6xx0



\*ANY CMOS HC OR HCT GATE

Figure 36: High CMR Drive Circuit for the ACSL-6xx0



\*ANY OPEN COLLECTOR TTL OR OPEN DRAIN CMOS GATE.

drive circuit shown in Figure 35 can be used. This input drive circuit has an inverting function, and because the optocoupler also behaves as an inverter, the total circuit is non-inverting. The shunt drive circuits shown in Figure 34 and Figure 36 will cause the optocoupler to function as an inverter.

#### **Current and Voltage Limitations**

The absolute maximum voltage allowable at the output supply voltage pin and the output voltage pin of the optocoupler is 7V. However, the recommended maximum voltage at these two pins is 5.5V. The output sinking current should not exceed 13 mA to make the Low Level Output Voltage be less than 0.6V. If the output voltage is not a consideration, the absolute maximum current allowed through the ACSL-6xx0 is 50 mA. If the output requires switching either higher currents or voltages, output buffer stages as shown in Figure 37 and Figure 38 are suggested.

Figure 37: High Voltage Switching with ACSL-6xx0





Figure 38: High Voltage and High Current Switching with ACSL-6xx0



Broadcom, the pulse logo, Connecting everything, Avago Technologies, Avago, and the A logo are among the trademarks of Broadcom and/or its affiliates in the United States, certain other countries, and/or the EU.

Copyright © 2015–2018 Broadcom. All Rights Reserved.

The term "Broadcom" refers to Broadcom Inc. and/or its subsidiaries. For more information, please visit www.broadcom.com.

Broadcom reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design. Information furnished by Broadcom is believed to be accurate and reliable. However, Broadcom does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.



